PolarFire® SoC FPGAs
Architecture, Applications, Security Features, Design Environment, Design Hardware
Microchip extends its leadership in low-power FPGAs and SoC FPGAs with the cost-optimized PolarFire® SoC family. PolarFire SoC FPGAs deliver up to 50% lower power than equivalent SRAM SoC FPGAs. PolarFire SoC is built upon the award winning, non-volatile PolarFire FPGA platform and features a five-core Linux® capable processor subsystem based on the RISC-V ISA.

The RISC-V CPU micro-architecture implementation is a simple 5 stage, single issue, in-order pipeline that doesn’t suffer from the Meltdown and Spectre exploits found in common out-of-order machines. All five CPU cores are coherent with the memory subsystem allowing a versatile mix of deterministic real time systems and Linux in a single multi-core CPU cluster.

With Secure Boot built-in, innovative Linux and real-time modes, a large Flexible L2 memory subsystem and a rich set of embedded peripherals, PolarFire SoC is ideally suited for secure, power-efficient compute in a wide range of applications within smart embedded vision, wireline access networks, cellular infrastructure, aerospace and defense, industrial automation, automotive and Internet of Things (IoT).

Addressing Key Market Opportunities

Communications
- Significantly improving network capacity and coverage with limited spectrum and CAPEX
- Growing IoT with minimal energy consumption
- Lowering physical and carbon footprint

Defense
- Providing battlefield portability and increased mission life
- Increasing automation in vehicles and weaponry
- Enhancing operator situational awareness
- Increasing cybersecurity
- Ensuring supply chain security

Industrial Automation
- Expanding factory automation networks
- Growing number of M2M sensors and nodes
- Securing decentralized computing
- Improving portability
- Achieving cyber security
- Improving functional safety

Smart Embedded Vision
- Delivering 4K video and smart imaging
- Applying AI/ML
- Applying imaging to portable products
- Extending battery life
- Eliminating thermal fans and heatsinks
- Achieving secure surveillance

Automotive
- Delivering determinism to driver-assist systems
- Increasing vehicle automation
- Growing AI/ML implementations
- Lowering power consumption

Internet of Things
- Ensuring lowest power, most secure, edge and gateway devices
- Enabling data processing at the edge, distributed networking systems
- Increasing IoT automation and networking
- Delivering maximum performance with lowest carbon footprint
PolarFire® SoC FPGAs

PolarFire SoC Advantages

Lowest Power and Superior Performance

- PolarFire SoC offers
  - 6.5k Coremarks @ 1.3W while similar sized SRAM based SoC FPGAs deliver 0
  - Up to 60% lower power
  - More FPGA memory and DSP resources
- PolarFire SoC is the only mid-range SoC FPGA to offer
  - DDR3/4, LPDDR3/4 support
  - 12.7 Gbps transceivers
  - Cost efficient SGMII for GbE
  - 2x PCIe® Gen 2 (x1, x2, x4)
  - Smallest formfactor solutions starting from 11 mm × 11 mm in a FCSG325 package.

Microprocessor Subsystem Performance

- Large 2 MB L2 Cache
  - Increases system performance for rich OS
  - Deterministic mode for real-time
- AMBA switch with built-in quality of service
- PolarFire SoC’s RISC-V cores are configurable as an application processor or a real-time processor and delivers max performance in either configuration

Determinism (AMP Mode)

- L1 and L2 configurable as a deterministic memory
- Disable/enable branch predictors
- 5 stage in-order pipeline
- Run a rich OS and hard real-time in a coherent CPU cluster

Smallest Form Factors

PolarFire SoC FPGAs offer best-in-class form factors at 25k, 95k, 160k and 250k LEs.
- FCXS325: 11 mm × 11 mm, Pitch 0.5 mm
- FCXS325: 11 mm × 14.5 mm, Pitch 0.5 mm
- FCSX536: 16 mm × 16 mm, Pitch 0.5 mm
- FCXS484: 19 mm × 19 mm, Pitch 0.8 mm
- FCXS784: 23 mm × 23 mm, Pitch 0.8 mm
- FCSX1152: 35 mm × 35 mm, Pitch 1 mm
Mid-Range FPGA Platform Optimized for Low Power

- High-speed serial connectivity with built-in multi-gigabit/multi-protocol transceivers from 250 Mbps to 12.7 Gbps
- Up to 461k logic elements consisting of a 4-input Look-Up Table (LUT) with a fracture-able D-type flip-flop
- Up to 31.6 Mb of RAM
- Power optimized transceivers
- Up to 1420 18 x 18 multiply accumulate blocks with hardened pre-adders
- Integrated dual PCIe for up to x4 Gen 2 Endpoint (EP) and Root Port (RP) designs
- High-Speed I/O (HSIO) supporting up to 1600 Mbps DDR4/LPDDR4, 1333 Mbps DDR3L, DDR3/LPDDR3 memories with integrated I/O gearing
- General Purpose I/O (GPIO) supporting 3.3V built-in CDR to support SGMII for serial gigabit Ethernet, and 1600 Mbps LVDS I/O speed with integrated I/O gearing logic
- Instant on, non-volatile technology offers 50% lower power vs. equivalent SRAM FPGAs
- Up to 50% lower power

Versatile, Low-Power Multi-Core RISC-V CPU Sub-System

- 64-bit multi-core CPU cluster
- Linux and real-time in a deterministic and coherent CPU cluster
- Integrated DDR3/4, LPDDR3/4 controller and phy
- Defense grade secure boot
- Spectre and meltdown immune
- Physically unclonable function
- Physical memory protection
- SECDED on all memories
- Low static power
- Low-power CPU cluster
- Smallest form factors 11 x 11, 16 x 16, 19 x 19
Industry’s Best SoC FPGA Security

Cyber Security is the #1 Concern for Connected Devices on the Network Edge

It is not enough for today’s demanding applications to meet the functional requirements of their design—they must do so in a secured way. Security starts during silicon manufacturing and continues through system deployment and operations. Microchip’s PolarFire SoC FPGAs represent the industry’s most advanced secure programmable FPGAs.

<table>
<thead>
<tr>
<th>Security Features</th>
<th>PolarFire SoC</th>
<th>Competitor 1</th>
<th>Competitor 2</th>
<th>Competitor 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRNG</td>
<td>Hard-IP (SP800-90A CTR_DRBG-256; SP800-90B (draft) NRBG)</td>
<td>x</td>
<td>x</td>
<td>Soft-IP</td>
</tr>
<tr>
<td>AES</td>
<td>AES-128/192/256 (ECB, CBC, CTR, OFB, CFB, GCM, KeyWrap)</td>
<td>AES-256 (CBC)</td>
<td>AES-256 (CBC)</td>
<td>AES-256 (ECB, GCM)</td>
</tr>
<tr>
<td>SHA</td>
<td>SHA-1/224/256/384/512, Key Tree</td>
<td>SHA-256</td>
<td>SHA-256</td>
<td>SHA-384</td>
</tr>
<tr>
<td>HMAC</td>
<td>HMAC-SHA-1/224/256/384/512; GMAC-AES; CMAC-AES</td>
<td>HMAC-SHA2-256</td>
<td>HMAC-SHA2-256</td>
<td></td>
</tr>
<tr>
<td>RSA</td>
<td>SigGen (ANSI X9.31, PKCS v1.5), SigVer (ANSI X9.31, PKCS v1.5)</td>
<td>Soft-RSA =2048</td>
<td>Soft-RSA =2048</td>
<td>Software library - RSA primitive (2048)</td>
</tr>
<tr>
<td>ECDSA</td>
<td>KeyGen, KeyVer, SigGen &amp; SigVer - NIST &amp; Brainpool</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>FFC</td>
<td>KAS - DH, DSA SigGen &amp; SigVer (P256/384/521) KAS - ECC CDH, PKG, PKV</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Tamper Sense</td>
<td>Voltage, Temperature, Clock Frequency, Clock Glitch, Active Mesh</td>
<td>x</td>
<td>x</td>
<td>Only Voltage &amp; Temperature</td>
</tr>
<tr>
<td>PUF</td>
<td>PUF protection for Secure Key storage (Secure Boot and Data communication)</td>
<td>x</td>
<td>x</td>
<td>For secure boot key</td>
</tr>
<tr>
<td>Bitstream Protection</td>
<td>DPA resistant Encrypted bit-stream programming</td>
<td>x</td>
<td>x</td>
<td></td>
</tr>
<tr>
<td>DPA Resistance</td>
<td>DPA resistant hard crypto co-processor supporting all above Crypto algorithms</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
</tbody>
</table>

Defense Grade Security
- Secure Hardware
  - Secure wafer sort and packaging
  - Spectre and Meltdown immune CPUs
- Design security
  - DPA-resistant bitstream programming
  - Anti-tamper
  - DPA-resistant secure boot
- Data security
  - CRI DPA countermeasures pass through license
  - DPA-resistant crypto-coprocessor

PolarFire SoC Physical Memory Protection
PolarFire SoC has Physical Memory Protection (PMP) implemented in each of the processor cores. PMP is used to enforce (read, write, execute) restrictions on less privileged modes. PolarFire SoC can restrict access rights of un-trusted user mode software.
Design Flow and Tools

MSS Configurator
PolarFire SoC MSS Configurator is the tool to configure the processor subsystem and generate a Libero® component.
- Presets for SMP Linux, Real-time and AMP modes
- Generates C data structures to initialize the memory map for the embedded environment
- Generates a Libero MSS component for the FPGA design

Libero SoC Design Suite
Microchip enhances design productivity by providing an extensive suite of proven and optimized IP cores for use with Microchip FPGAs and SoCs. Our extensive suite of IP cores covers all key markets and applications. Our cores are organized as either Microchip-developed DirectCores or third-party developed CompanionCores. Most DirectCores are available for free within the Libero SoC Design Suite and include common communications interfaces, peripherals, and processing elements.

SoftConsole
Microchip’s SoftConsole is a free, Eclipse-based development environment for rapid development of bare-metal and RTOS based embedded firmware. SoftConsole supports development and debug for all Microchip FPGAs (with soft CPUs) and SoC FPGAs.

SoftConsole 6.x also integrates Antmicro’s Renode emulation platform that supports Mi-V soft-CPU and PolarFire SoC models.
SmartDebug

SmartDebug offers the equivalent of an oscilloscope inside Microchip FPGAs and SoCs. SmartDebug features a tool called LiveProbes that enables an engineer to see any two nodes inside the FPGA, on external pins, without requiring recompilation of a design. Nodes can be quickly selected and modified, and the real-time signals can be seen externally immediately. This SmartDebug capability can cut debug time significantly. In addition, the SmartBERT module allows customers to configure and monitor the built-in PMA tester.

Trace, Bus Monitors and Software Debug

SoftConsole integrates an interactive GUI tool that provides a convenient and user-friendly way to configure debug modules, analyze trace and counter data, load and debug embedded software and view system state.

Trace

PolarFire SoC supports instruction trace for individual cores. Trace data support is available over Ethernet, JTAG and to the FPGA Fabric.

Dynamic AXI Bus Monitor

Dynamic AXI Bus Monitors can be used to monitor the traffic over an AXI bus, interpret bus protocol, identify transactions of interest using filters and initiate actions. PolarFire SoC supports Dynamic Bus Monitors that are passive and run-time configurable. Dynamic bus monitors are available on two AXI busses.

- The L2 cache bus monitor can be used to monitor the traffic to the L2 cache
- The AMBA switch bus monitor can be used to monitor traffic between the processor, fabric, peripherals and the DDR controller.

Performance Monitors

PolarFire SoC includes performance monitors that can be activated upon transaction events. The supported metrics include bus cycles, transactions, duration, bytes, beats, latency, hesitancy and bus concurrency. The performance monitors include:

- 2x 40-bit event counting CSRs
- 2x event selector CSRs
- Multiple event-selects per counter

Software Debug

PolarFire SoC supports up to 10 hardware breakpoints/watchpoints per core with instruction and data address matches. SoftConsole’s debug environment may be used for software debug.
PolarFire SoC Operating Systems

Linux SDK
Microchip’s PolarFire SoC’s Linux SDK is available in Yocto and Buildroot environments. The SDK comes with support for system firmware that handles Secure system boot, Secure bootloader, Crypto services and inter-CPU messaging. The SDK includes driver support for all the Microprocessor sub-system peripherals and common Soft-IPs supported for the FPGA fabric.

<table>
<thead>
<tr>
<th>Application Layer (User Space)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linux® Integration</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>LTS Kernel</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linux Network Stack</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PolarFire® SoC Kernel Patches and Device Drivers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Soft-IP Drivers</td>
</tr>
<tr>
<td>UART</td>
</tr>
<tr>
<td>I²C</td>
</tr>
<tr>
<td>MSS Peripheral Drivers</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>System Firmware</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bootloader - Uboot</td>
</tr>
</tbody>
</table>

PolarFire SoC Real-Time Operating Systems
Microchip extends support for various open-source and commercial Real-Time Operating Systems (RTOS) for PolarFire SoC. Users may choose to use Microchip’s free eclipse based SoftConsole development environment or third-party environments to develop their baremetal/RTOS based embedded firmware. Open-source RTOS ports on PolarFire SoC are available as example projects. Commercial RTOSs that include advanced scheduling, memory management and file systems are available from corresponding vendors. The following open-source and commercial RTOS’s have been ported on PolarFire SoC.
Mi-V Ecosystem is Part of the Larger RISC-V Ecosystem Tailored for PolarFire SoC

Porting embedded applications can be a chore, after all no two SoCs are identical. The effort to port from one SoC to another is the same regardless of the underlying ISA. Linux abstracts the ISA away from the developer and our Yocto and BuildRoot projects help customers fork for their own projects. Mi-V Ecosystem consists of partners providing various solutions that can help you jumpstart your designs.

### Operating Systems
- Yocto Project
- BuildRoot

### RTOS
- Amazon FreeRTOS
- μC/OS
- Nucleus
- ThreadX
- VxWorks
- Zephyr

### Compilers
- AdaCore
- GCC
- IAR Systems

### Middleware
- wolfSSL
- 0x5
- SECURERF
- Mentor

### Mi-V Design Partners and SoM Vendors
- antmicro
- aries embedded
- DornerWorks
- EMDALO TECHNOLOGIES
- ENCLUSTRA FPGA SOLUTIONS
- DIGITAL CORE TECHNOLOGIES
- PHYTEC
Features and Packaging Overview of the PolarFire SoC FPGA Family

Extended Commercial (0°C to 100°C) and Industrial (–40°C to 100°C) Temperature Support for all Die Package Combinations – RoHS only.

<table>
<thead>
<tr>
<th>Features</th>
<th>MPFS025T</th>
<th>MPFS095T</th>
<th>MPFS160T</th>
<th>MPFS250T</th>
<th>MPFS460T</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA Fabric</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>k Logic Elements (4LUT + DFF)</td>
<td>23</td>
<td>93</td>
<td>161</td>
<td>254</td>
<td>461</td>
</tr>
<tr>
<td>Math Blocks (18 × 18 MACC)</td>
<td>68</td>
<td>292</td>
<td>498</td>
<td>784</td>
<td>1420</td>
</tr>
<tr>
<td>LSRAM Blocks [20K bit]</td>
<td>84</td>
<td>308</td>
<td>520</td>
<td>812</td>
<td>1460</td>
</tr>
<tr>
<td>uSRAM Blocks (64 × 12)</td>
<td>204</td>
<td>876</td>
<td>1494</td>
<td>2352</td>
<td>4260</td>
</tr>
<tr>
<td>Total RAM Mbits</td>
<td>1.8</td>
<td>6.7</td>
<td>11.3</td>
<td>17.6</td>
<td>31.6</td>
</tr>
<tr>
<td>uPROM Kbits</td>
<td>194</td>
<td>387</td>
<td>415</td>
<td>470</td>
<td>553</td>
</tr>
<tr>
<td>User DLLs/PLLs</td>
<td>8 each</td>
<td>8 each</td>
<td>8 each</td>
<td>8 each</td>
<td>8 each</td>
</tr>
<tr>
<td>High Speed IO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>250 Mbps to 12.5 Gbps SERDES Lanes</td>
<td>4</td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>20</td>
</tr>
<tr>
<td>PCIe Gen2 End Points/Root Ports</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Total FPG I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSIO+GPIO</td>
<td>108</td>
<td>276</td>
<td>312</td>
<td>372</td>
<td>468</td>
</tr>
<tr>
<td>Total MSS I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSS IO</td>
<td>136</td>
<td>136</td>
<td>136</td>
<td>136</td>
<td>136</td>
</tr>
<tr>
<td>MSS DDR</td>
<td>16</td>
<td>32</td>
<td>32</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>Type (Size, Pitch)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packaging</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCSG325 (11 × 11, 11 × 14.5*, 0.5 mm)</td>
<td>102/32/48/2</td>
<td>102/32/48/2</td>
<td>102/32/48/2*</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCSG536 (16 × 16, 0.5 mm)</td>
<td>136/60/108/4</td>
<td>136/60/108/4</td>
<td>136/60/108/4</td>
<td>136/60/108/4</td>
<td></td>
</tr>
<tr>
<td>FCVG484 (19 × 19, 0.8 mm)</td>
<td>136/60/84/4</td>
<td>136/60/84/4</td>
<td>136/60/84/4</td>
<td>136/60/84/4</td>
<td></td>
</tr>
<tr>
<td>FCVG784 (23 × 23, 0.8 mm)</td>
<td>136/144/132/4</td>
<td>136/144/168/8</td>
<td>136/144/180/8</td>
<td>136/144/228/16</td>
<td>136/180/288/20</td>
</tr>
<tr>
<td>FCG1152 (35 × 35, 1.0 mm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PolarFire SoC IP Portfolio

Microchip enhances your design productivity by providing an extensive suite of proven and optimized IP cores for use with Microchip FPGAs and SoCs. Our extensive suite of IP cores covers all key markets and applications. Our cores are organized as either Microchip-developed DirectCores or third-party developed CompanionCores. Most DirectCores are available for free within our Libero SoC Design suite and include common communication interfaces, peripherals, and processing elements.

PolarFire SoC Soft-IPs

- Bus Interface
  - AXI, AHB, AHBL, APB3, interconnects and bridges
- Memory interface
  - SRAM, QDR II+, DDR3, LPDDR3, DDR4, MMC
- Communication
  - JESD204BRX, JESD204BTX, RDSC, RSENC, LiteFast, EDAC, CPRI v6.1, TCAM
- Security
  - DES, 3DES, Crypto and Tamper configurators
- DSP/Math
  - FIR, LNSQRT, DDS, Complex Multiplier, FFT, CIC
- Soft-CPUs
  - MiV_RV32IMAF_L1_AHB, MiV_RV32IMA_L1_AHB, MiV_RV32IMA_L1_AXI, JTAG, BootStrap
- Peripherals
  - PWM, PCS, UART, GPIO, I2C, MIIO, SPI, RMII, Timer, DMA, LSM, SmartBERT, Core429, SGMMII, TSE, PCIF, 10GBASE-R, 10GBASE-KR, XAUI, USBGMMII, 1553BRT, SDITX/RX (SD/HD/3G), UHD_SDITX/RX (6G/12G)

PolarFire SoC Imaging and Video IP

- Bayer conversion (4K resolution)
- Video DMA
- Video scalar (4K resolution)
- Alpha blending
- Color space (Y/CbCr, RGB)
- Image sharpening filter
- Display enhancement (brightness/contrast/hue)
- Image edge detection
- Display controller (4K resolution)
- Pattern generator
- MIPI CSI-2 receiver decoder
  - (Up to 1.5 Gbps per lane ×4 lanes, 4Kp60)
  - MIPI CSI-2 Tx
  - (Up to 1 Gbps per lane ×4 lanes, 4Kp30)
  - HDMI 2.0 (Rx 1080p60, Tx 4Kp60)
- SLVS-EC (supports 2.3 Gbps per lane ×2 lanes in RAW8 data type)
- CoaXpress v1.1 (6.25 Gbps down, 20.83 Mbps up connections, host and device IP)
Renode PolarFire SoC Emulation Platform

Antmicro’s Renode emulation platform is integrated within SoftConsole 6.x development environment and supports microchip’s RISC-V based Mi-V soft CPUs and PolarFire SoC models.

Renode is an opensource platform that offers
- A test-driven software development methodology
- Multiple connected virtual devices (multi-node) setups within the same simulated environment
- A high productive programming platform using C#
- Full visibility of simulated platform
- Unlimited integration and easy bundling

PolarFire SoC Icicle Kit Features (Part number MPFS250-KIT)

- PolarFire SoC MPFS250T-1FCVG484
  - 254k LE non-volatile fabric
  - 784 – 18 × 18 math blocks
  - 5 – core RISC-V CPU subsystem (1xRV64IMAC, 4xRV64GC)
  - Secure boot
  - 4x 12.7 Gbps SERDES
  - FCVG484 package (19 × 19 mm, 0.8 mm pitch)
- Memory
  - LPDDR4 x 32
- Storage
  - QSPI Flash
  - eMMC Flash
- Connectivity
  - 2x GbE
  - Wi-Fi® and Bluetooth®
- Expansion Ports
  - Raspberry Pi
- Interfaces
  - PCIe
  - USB 2.0
  - UART
  - SPI
  - I²C
  - CAN
  - HDMI 2.0
- Sensor
  - Power sensor

Questions about PolarFire SoC, email PolarFireSoC@microchip.com