


# Ethernet Transceiver - DAP8211R


Ethernet PHY chip is an Ethernet physical layer transceiver, which modulates and demodulates the optoelectronic signal and synchronizes the clock. It is the channel for the Ethernet MAC chip to send and receive data.



## Key Features

- RGMII MAC interface
- 1000BASE-T IEEE 802.3ab / 100BASE-TX IEEE 802.3u/10BASE-T IEEE 802.3 Compliant
- EEE(IEEE 802.3az-2010)
- Supports SyncE
- WoL (Wake-on-LAN)
- Sleep Mode
- Crossover Detection & Auto-Correction
- Supports Parallel Detection
- Supports Base Line Wander Correction
- Supports Interrupt function
- Automatic polarity correction
- Integrate Linear/Buck Switching Regulator
- 120 meters at 1000Mbps over CAT.5E cable
- Configurable I/O voltage (3.3 V, 2.5 V, 1.8 V) signaling for RGMII
- 3.3V single power supply
- 3 LEDs for Network Status
- 25MHz external crystal/oscillator
- Output 25MHz/125MHz clock for MAC
- Operation Temperature Range: 0°C ~ +70°C
- Package: QFN 40-pin (5mm x 5mm)


## Architecture



## Application

- DTV (Digital TV)
- MAU (Media Access Unit)
- Game Console
- Printer and Office Machine
- CNR (Communication and Network Riser)
- LED Display, DVD Player and Recorder
- Ethernet Hub, Ethernet Switch

## Application Diagram



## Product Number

PN	RGMII to Copper	1000Base -T	100Base -TX	10Base -Te	WoL	SyncE	EEE	Operation Temp.	Integrated Regulator	Package
DAP8211R	●	●	●	●	●	●	●	0°C ~ +70°C	Buck	QFN40

## Mechanical Dimensions

