MPQ8875A

36V, 5A, Four-Switch, Synchronous Buck-Boost Converter with I²C Interface, AEC-Q100 Qualified

DESCRIPTION

MPQ8875A is 36V, а monolithic, synchronous buck-boost DC/DC converter. The wide 2.2V to 36V input voltage range makes device well-suited for multi-purpose automotive and industrial applications. The proprietary constant-on-time (COT) control, as well as the fully integrated, four-switch configuration, allow the chip to flexibly change the converter topology between buck, boost, buck-boost mode. This optimizes performance and efficiency with input voltages that are above, below, or equal to the output voltage. It also ensures seamless transitions between the adjacent operational regions.

The MPQ8875A is controlled separately via a standard I²C interface. The various parameters can be adjusted by writing the settings to the device without any hardware changes required.

The switching frequency can be configured between 200kHz and 1MHz, or it can be synchronized between 250kHz and 1MHz via an external clock signal. In addition, the configurable frequency spread spectrum function can dither the switching frequency periodically for improved EMI performance.

Robust fault protections include input undervoltage lockout (UVLO), input over-voltage protection (OVP), cycle-by-cycle peak current limiting, output OVP, output short-circuit protection (SCP), and thermal shutdown. The built-in power good function can indicate whether the output voltage is regulated properly.

The MPQ8875A is available in a thermally enhanced QFN-34 (4mmx5mm) package.

FEATURES

- 2.2V to 36V Wide Input Voltage Range
- Up to 5A Continuous Output Current
- <25µA Shutdown Current
- 180μA Quiescent Current when V_{IN} = 12V
- Single-Channel, Four-Switch, Synchronous Buck-Boost Configuration:
 - Internal 10mΩ Buck High-Side Power MOSFET
 - Internal 25mΩ Buck Low-Side Synchronous Rectifier
 - Internal 10mΩ Boost Low-Side Power MOSFET
 - Internal 25mΩ Boost High-Side Synchronous Rectifier
- Proprietary Constant-On-Time (COT) Control for Seamless Transitions
- Internal Soft-Start
- Smart Power Good Output
- Easy-to-Optimize Efficiency and EMI Performance:
 - Configurable 200kHz to 1MHz Switching Frequency
 - Synchronizable Switching Frequency from 250kHz to 1MHz
 - Switching Frequency Spread Spectrum
 - Configurable Switching Speed
- Protection Features:
 - Cycle-by-Cycle Current Limiting
 - Over-Current Protection (OCP)
 - Configurable Input Under-Voltage Lockout (UVLO)
 - Output Over-Voltage Protection (OVP)
 - Input Over-Voltage Protection (OVP)
 - Output Short-Circuit Protection (SCP)
 - o Over-Temperature Shutdown






FEATURES (continued)

- Standard, Configurable I²C Interface:
 - Converter On/Off
 - Input Range Selection
 - Output Range from 0.5V to 30V for CCM, 5V to 30V for DCM
 - Switching Frequency
 - Synchronized Input/Output Selection
 - Switching Slew Rate
 - Frequency Spread Spectrum Setting
 - Compensation Network
 - Ramp Compensation
 - Soft-Start Time
 - Dynamic Output Voltage Adjustment with Slew Rate Control
 - Converter Mode Transition Threshold
 - Discontinuous Conduction Mode (DCM) or Forced Continuous Conduction Mode (FCCM)
 - Constant-On-Time (COT) Control of the Boost Switch in Buck-Boost Mode
 - Input Over-Voltage Protection (OVP)
 - Output Over-Voltage Protection (OVP)
 - Cycle-by-Cycle Current Limit Threshold
 - Reverse Current Limit Threshold
 - Over-Current Protection (OCP)
 - Output Short-Circuit Protection (SCP)
 - Thermal Protection
 - Power Good (PG) Threshold
 - Junction Temperature Reading
- One-Time Programmable (OTP) for Default Parameter Setting
- Available in QFN-34 (4mmx5mm) Package
- Available with Wettable Flanks
- Available in AEC-Q100 Grade 1

APPLICATIONS


- Sensor Fusion Systems
- Camera Monitor Systems
- Infotainment Systems
- Automotive Applications

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.





TYPICAL APPLICATION



Efficiency vs. Load Current

 $V_{OUT} = 11.5V$, $f_{SW} = 450$ kHz, FCCM, L = $10\mu H$ ($23m\Omega$ DCR), $I_{OUT} = 10mA$ to 1A100 90 80 70 EFFICIENCY (%) 60 50 VIN=6V, Boost 40 VIN=13.5V, Buck-Boost VIN=15V, Buck 30 VIN=36V, Buck 20 10 10 1000 100 LOAD CURRENT (mA)

Efficiency vs. Load Current

 $V_{OUT} = 11.5V$, $f_{SW} = 450$ kHz, FCCM, L = $10\mu H$ (23m Ω DCR), $I_{OUT} = 0.5A$ to 5A98 96 94 92 EFFICIENCY (%) 90 88 VIN=6V, Boost 86 VIN=13.5V, 84 Buck-Boost VIN=15V, Buck 82 80 VIN=36V, Buck 78 1.5 2 2.5 3 3.5 0.5 4.5 LOAD CURRENT (A)



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating***
MPQ8875AGVE-xxxx**, ****	QFN-34 (4mmx5mm)	See Polow	4
MPQ8875AGVE-xxxx-AEC1****	QFN-34 (4mmx5mm)	See Below	I

^{*} For Tape & Reel, add suffix –Z (e.g. MPQ8875AGVE-xxxx–Z).

*** Moisture Sensitivity Level Rating


**** Wettable Flank

TOP MARKING

MPSYWW M8875A LLLLLL

MPS: MPS prefix Y: Year code WW: Week code M8875A: Part number LLLLL: Lot number E: Wettable Flank

PACKAGE REFERENCE



^{** &}quot;xxxx" is the configuration code identifier for the register settings stored in the OTP register. Each "x" can be a hexadecimal value between 0 and F. Contact an MPS FAE to create this unique number.



PIN FUNCTIONS

Pin #	Name	Description
1	EN	On/off control input and custom input UVLO setting. The EN pin can be driven by an external logic signal to enable or disable the chip. Pull EN below the specified threshold (about 1.4V) to shut down the chip. Pull EN above the specified threshold (about 1.55V) to enable the chip. Connect a resistor divider from the input voltage (PVIN pin) to the EN pin to set a customer-accurate under-voltage lockout (UVLO) threshold for the input voltage. A 1.3 μ A internal pull-up current source is enabled when the EN voltage is above its high threshold (about 1.55V). A 1M Ω internal resistor pulls the EN pin low when it is floating. This means that the part is off by default when there is no external pull-up voltage.
2	SYNC	Synchronization input or output. The SYNC pin can be configured through the I ² C to synchronization input or output mode. In synchronization input mode, the chip synchronizes its switching with the external clock connected to this pin. The external clock frequency must be 20% greater than the configured frequency set in the OTP register. In synchronization output mode, the chip outputs its clock signal to synchronize the other chip's switching clock. Float the SYNC pin if it is not used.
3, 4, 5	PGND1	Power ground for the SW1 half-bridge. The three PGND1 pins are connected inside the MPQ8875A. These pins should be electrically connected to the system power ground plane with the shortest and lowest-impedance connection possible.
6, 7, 8, 27, 34	PVIN	Power input for the converter. Connect a large bulk input capacitor to PVIN for a stable power source, and connect bypass capacitors from PVIN to PGND1 to reduce noise. Inside the chip, three of the PVIN pins (pins 6, 7, and 8) are connected together. The two remaining PVIN pins (pins 27 and 34) are also connected together. Both sets of PVIN pins require a bypass capacitor. The bypass capacitors should be placed as close to the chip as possible. The input voltage (V _{IN}) is supplied by the PVIN pin.
9, 28, 29, 30	SW1	Power switch output 1. The four SW1 pins (pins 9, 28, 29, and 30) are connected together inside the chip. These pins should be connected to one side of the external power inductor.
10	BST1	Bootstrap for SW1. Place a capacitor between SW1 and BST1 to form a floating supply across the SW1 upper power switch driver. Generally, a 100nF ceramic capacitor is required to drive the SW1 upper power switch's gate above SW1's level.
11	SDA	I ² C bus serial data input/output. This pin is an open-drain port. An external pull-up resistor is required to connect this pin to the I ² C bus supply rail. If SDA is not used, it is recommend to connect SDA to the VCC pin through a resistor.
12	SCL	I²C bus serial clock input. This pin is an open-drain port. An external pull-up resistor is required to connect this pin to the I ² C bus supply rail. If SCL is not used, it is recommend to connect SCL to the VCC pin through a resistor.
13	AGND	Signal ground. Ground for the internal logic and signal control blocks.
14	VCC	5V internal regulator output. VCC supplies power to the control blocks, I^2C interface, and the power MOSFETs' gate driver. Bypass VCC to AGND with a $1\mu F$ to $10\mu F$, external, low-ESR ceramic capacitor.
15	BST2	Bootstrap for SW2. Place a capacitor between SW2 and BST2 to form a floating supply across the SW2 upper power switch driver. A 100nF ceramic capacitor is typically required to drive the SW2 upper power switch's gate above SW2's level.
16, 25, 31, 32	SW2	Power switch output 2. The four SW2 pins (pins 16, 25, 31, and 32) are connected together inside the MPQ8875A. These pins should be connected to one side of the external power inductor.



PIN FUNCTIONS (continued)

Pin #	Name	Description
17, 18, 19, 26, 33	PGND2	Power ground for SW2 half-bridge. Three of the PGND2 pins (pins 17, 18, and 19) are connected inside the MPQ8875A. The two remaining PGND2 pins (pins 26 and 33) are also connected together. These five pins should be electrically connected to the system power ground plane through the shortest and lowest-impedance connection possible.
20, 21, 22	PVOUT	Power output of the converter. The three PVOUT pins (pins 20, 21, and 22) are connected together inside the MPQ8875A. The output capacitors should be placed as close to the chip as possible, with a short return path to the ground plane. In addition, connect a bypass capacitor from PVOUT to PGND2 to reduce noise. Place this capacitor as close to PVOUT as possible. The output voltage (Vout) is supplied by the PVOUT pin.
		Feedback input. Two modes are available for the VFB pin via the I ² C, described below:
23	VFB	 No connection. Leave this pin floating. Tie this pin to the internal error amplifier's feedback input, which is also connected to the tap of the internal PVOUT resistor divider. To improve system stability, add an external RC compensation network from VOUT to this pin. The external compensation network should be placed as close to the chip as possible. If the external compensation is not used, leave this pin floating.
24	PG	Power good indicator . This pin is an open-drain status pin that indicates if the output voltage is within its allowable window. Connect PG to VCC with a resistor (e.g. $100k\Omega$). After soft start ends, the PG pin asserts low when the output voltage is not within the allowable window. Float this pin if it is not used.



ABSOLUTE MAXII PVIN, PVOUT V _{SW1} V _{Sw2}	0.3V to +42V 0.3V to PVIN + 0.3V -0.3V to PVOUT + 0.3V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	- 0.3V) to $(V_{SW2} + 5.5V)$ 0.3V to +5.5V ation $(T_A = 25^{\circ}C)$ (2)
QFN-34 (4mmx5mm) Junction temperature Lead temperature Storage temperature	150°C 260°C
Electrostatic Dischar	•
Human body model (HBI Charged device model (
Docommonded Ones	oting Conditions

Recommended Operating Conditions

Normal input mode4.5V to 36\
Low input mode2.2V to 36\
Output voltage (V _{OUT}) in CCM0.5V to 30V
Output voltage (V _{OUT}) in DCM5V to 30V
Operating junction temp (T _J)40°C to +150°C

Thermal Resistance	$oldsymbol{ heta}$ JA	$\boldsymbol{\theta}$ JC	
QFN-34 (4mmx5mm)			
JESD51-7 (3)	. 38	8	°C/W
EVQ8875A-VE-00A (4)	. 31	8	°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages, and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.
- 4) Measured on EVQ8875A-VE-00A, 4-layer, 9cmx9cm PCB, 2oz copper.



ELECTRICAL CHARACTERISTICS

Parameters	Symbol	Condition		Min	Тур	Max	Units
Input Supply Voltage							
Input operating range	Vin	Normal input mode		4.5		36	V
Input operating range	VIN	Low input mode, VCC ≥ 2.5	δV	2.2		36	V
Input under-voltage lockout (UVLO) threshold	V _{IN_UVLO}	Normal input mode, V _{IN} falling edge		3.2	3.6	4.2	V
lockout (UVLO) threshold		Low input mode, V _{IN} falling	edge	1.8	2.0	2.2	V
Input UVLO hysteresis	V _{IN_UVLO_HYS}	Normal input mode			250		mV
input oveo nysteresis	VIN_UVLO_HYS	Low input mode			225		1117
Minimum input start-up voltage (7)	VIN_STARTUP	Low input mode, V _{IN} rising edge, VCC is powered from VIN, I _{CC} = 10mA				3	V
Input Supply Current							
		$V_{EN} = 0V$, $T_J = 25$ °C				5	
Shutdown current	lin_sd	$V_{EN} = 0V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$				25	μΑ
Ouissant surrent (narmal)	1	V _{IN} = 12V, no switching			180	500	μΑ
Quiescent current (normal)	I _{IN_Q_NOR}	V _{IN} = 24V, no switching			180	500	μΑ
Quiescent current (fault)	I _{IN_Q_FLT}	Fault latch condition			180	500	μA
		V _{IN} = 12V, V _{OUT} = 11.5V, no load, buck-boost mode,	ССМ		33		mA
Active current (normal) (6)	lo AGT NOD	SW1/SW2 switching	DCM		0.31		mA
Active current (normal)	IQ_ACT_NOR	$V_{IN} = 24V$, $V_{OUT} = 11.5V$,	ССМ		25		mA
		no load, buck mode, SW1 switching	DCM		0.4		mA
VCC Regulator		~					
Regulator output voltage	VCC	$V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{CC} =$	1mA	4.85	5.1	5.35	V
Regulator output voltage	VCC	$V_{IN} = 3V$, $V_{OUT} = 5V$, $I_{CC} = 1$	mA	4.65	4.85		V
VCC line regulation		$V_{IN} = 5.5V$ to 36V, $I_{CC} = 1m$.	A	-0.5		+0.5	%
VCC load regulation		Icc = 1mA to 30mA		-0.7		+0.7	%
Duanautivaltaria	VCC	$V_{IN} = 2.7V$, $V_{OUT} = 2.5V$, $I_{CC} = 5mA$			100	220	mV
Dropout voltage	VCC _{DRV}	V _{OUT} = 2.7V, V _{IN} = 2.5V, I _{CC} = 5mA			80	500	mV
Short circuit current limitation	I _{CC_MAX}	Vcc = 0V		40	60	100	mA



ELECTRICAL CHARACTERISTICS (continued)

Parameters	Symbol	Condition	Min	Тур	Max	Units
VCC Regulator			•	•	•	•
VCC UVLO threshold	VCC _{UVLO}	Normal input mode, VCC falling edge	3.2	3.4	3.6	V
VOC OVEO tillesiloid	VOCUVLO	Low input mode, VCC falling edge	2.1	2.25	2.4	V
VCC UVLO hysteresis	VCCuvlo_HYS			350		mV
Oscillator						
Switching frequency range (5)	f _{SW}		200		1000	kHz
Frequency PLL accuracy (6)		fsw = default value in OTP register 0x03h, bits[5:0]	-15		+15	%
Minimum on time (7)	ton_min			100		ns
Minimum off time (7)	4	Buck mode		90		ns
Millimum on time V	toff_min	Boost mode		180		ns
Synchronization frequency range	fsync	Sync clock input mode	250		1000	kHz
SYNC input logic high threshold	Vsync_in_h	V _{SYNC} rising edge	1.4			V
SYNC input logic low threshold	V _{SYNC_IN_L}	V _{SYNC} falling edge			0.5	V
SYNC input minimum logic high pulse width	tsync_in_pw_min		200			ns
SYNC output logic high (7)	Vsync_out_h			VCC		
SYNC output logic low (7)	Vsync_out_l				0.3	V
SYNC output duty cycle	D _{SYNC_OUT}			50		%
Frequency Spread Spectrum		X				
Spread spectrum modulation frequency spread range (5)	f _{FSS}	,	±3%		±30%	f _{SW}
Spread spectrum modulation frequency range (5)	f _{FSSM}		0.25		8	kHz
Enable						
Logic enable threshold	V _{EN_LOGIC}		0.5	0.85	1.15	V
System enable threshold	V _{EN_ON}	V _{EN} rising edge	1.4	1.55	1.7	V
Pull-up hysteresis current	I _{EN_HYS}	After converter works		1.3		μA
Hysteresis voltage	V _{EN_SYS}		•	150		mV
Bootstrap	•			•		
	V _{BST1} -V _{SW1}	\	4.0	4.7	F.4	
Biased voltage for high-side	V _{BST2} -V _{SW2}	$V_{CC} = 5V$	4.3	4.7	5.1	.,
driver (Q1/Q3)	V _{BST1} -V _{SW1}	Low input mode,	1.6			V
	V _{BST2} -V _{SW2}					1
BST UVLO	V _{BST1/2_UVLO}	V _{BST1/2} - V _{SW1/2} falling edge	1.1	1.6	2.1	V
BST UVLO hysteretic	V _{BST1/2_UVLO_HYS}			80		mV



ELECTRICAL CHARACTERISTICS (continued)

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Power Switches							
		V _{CC} = 5V, T _J = 25°C		10	20	m0	
		$V_{CC} = 5V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$		10	25	mΩ	
Main switch (Q1/Q3) on resistance	Rds(on)_main	Low-input mode, Vcc = 2.55V, T _J = 25°C		15	20	0	
		Low-input mode, $V_{CC} = 2.55V$, $T_J = -40$ °C to +150°C		15	30	mΩ	
		Vcc = 5V, T _J = 25°C		25	40	mΩ	
		$V_{CC} = 5V$, $T_J = -40$ °C to $+150$ °C		25	50	11122	
Synchronous rectifier switch (Q2/Q4) on resistance	R _{DS(ON)_} SR	Low-input mode, $V_{CC} = 2.55V$, $T_J = 25^{\circ}C$		35	45	2	
		Low-input mode, $V_{CC} = 2.55V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$		35	60	mΩ	
		V _{SW1/SW2} = 36V, T _J = 25°C			1		
Switch leakage current	Isw_Lkg	$V_{SW1/SW2} = 36V,$ $T_J = -40^{\circ}C$ to +150°C			20	μA	
Peak current limit range (5)	I _{LMT_PK}	I _L rising edge	2		9	Α	
Peak current limit accuracy (6)		I _{LIMT_PK} = 9A	9	12		Α	
Reverse current limit range (5)	ILIMT_RV	FCCM, I∟ falling edge	-2.5		-4.7	Α	
Reverse current limit		$I_{\text{LIMT}_{RV}} = -2.5A$	-1.8	-2.5	-3.5	Α	
accuracy		$I_{\text{LIMT}_{RV}} = -4.7A$	-3.8	-4.7	-6.5	_ A	
Valley current limit range (5)	ILIMIT_VL	OC fault triggers	1		8	Α	
Valley current limit accuracy	(,	$I_{\text{LIMT_VL}} = +8A,$ $I_{\text{LIMT_RV}} = -2.5A$	6.64	8	9.36	^	
(6)		$I_{\text{LIMT_VL}} = +8A,$ $I_{\text{LIMT_RV}} = -4.7A$	5.6	7	8.4	Α	
Zero-current detection (ZCD) threshold	Izco	DCM, I∟ falling edge		100		mA	
Switching slow rate range (5)	SR _R	V _{SW1/2} rising edge	1		2	V/ns	
Switching slew rate range (5)	SRF	Vsw _{1/2} falling edge	1		2	V/ns	



ELECTRICAL CHARACTERISTICS (continued)

Parameters	Symbol	Condition	Min	Тур	Max	Units
Output Voltage Regulation						
Output voltage range	V _{OUT}		0.5		30	V
PVOUT leakage current	I _{OUT_LKG}	$V_{IN} = V_{EN} = 0V$, $V_{OUT} = 12V$		20	60	μA
Reference voltage range (5)	V_{REF}	Normal input mode	0.5		2.0	V
Reference voltage range (*)	VREF	Low-input mode	0.5		1.2	V
		$V_{REF} = 0.5V/1.2V/1.5V/2V,$ $T_{J} = 25^{\circ}C$	-2		+2	
Reference voltage accuracy		$V_{REF} = 0.5V/1.2V/1.5V/2V,$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C^{(7)}$	-2.5		+2.5	%
		$V_{REF} = 0.5V/1.2V/1.5V/2V,$ $T_{J} = -40^{\circ}C$ to +150°C	-3		+3	
Output divider ratio range (5)	V _{REF} /V _{OUT}		1/30		1	
Dynamic adjustment step interval range (5)	t _{dv_step}		20		166.67	μs
Dynamic adjustment step interval accuracy ⁽⁶⁾		t _{DV_STEP} = default value in OTP register 0x01h, bits[4:3]	-15		+15	%
VFB current	I _{FB}	V _{FB} = 2V	-100		+100	nA



ELECTRICAL CHARACTERISTICS (continued)

Parameters	Symbol	Condition	Min	Тур	Max	Units
Buck-Boost Converter						-
Boost out of threshold range (5)	VIN_BST_OUT	V _{IN} rising edge	0.7		0.9	Vouт
Boost out of threshold accuracy		V _{OUT} = 12V	-0.04		+0.04	Vouт
Boost transition hysteresis range (5)	VIN_BST_HYS		0.05		0.125	Vouт
Boost transition hysteresis accuracy		V _{OUT} = 12V	-0.03		+0.03	Vouт
Buck in threshold range (5)	Vin_bk_in	V _{IN} rising edge	1.1		1.3	Vouт
Buck in threshold accuracy		V _{OUT} = 12V	-0.04		+0.04	Vouт
Buck transition hysteresis range (5)	V _{IN_BK_HYS}		0.05		0.125	V _{OUT}
Buck transition hysteresis accuracy		V _{OUT} = 12V	-0.03		+0.03	Vout
COT range of boost switch in buck- boost mode (5) (7)	t _{BST_ON}		0.2		0.5	t _{SW}
Input Over-Voltage Protection (OVF	P)					
Input OVP threshold range (5)	V _{IN_OVP}	V _{IN} rising edge	11		33	V
Input OVP threshold accuracy			-10		+10	%
Input OVP hysteresis range (5)	VIN_OVP_HYS		0.03		0.05	VIN
Input OVP hysteresis accuracy			-0.02		+0.02	VIN
Output Over-Voltage Protection (O	VP)					
Output OVP threshold range (5)	V _{OUT_OVP}	V _{OUT} rising edge	1.1		1.3	V_{REF}
Output OVP threshold accuracy			-0.05		+0.05	V _{REF}
Output OVP recovery threshold range (5)	VOUT_OVP_REC	Vout falling edge	1		1.05	V _{REF}
Output OVP recovery threshold accuracy			-0.04		+0.04	V _{REF}
Over-Current Protection (OCP)	Ж					
OC fault activation delay time range	tocp_delay	Consecutive switching count when COMP level is too high	32		256	tsw
Output Under-Voltage Protection (U	JVP)					
Output under-voltage (UV) threshold range (5)	V _{OUT_UVP}	V _{OUT} falling edge	0.5		0.75	V _{REF}
Output UV threshold accuracy		_	-0.04		+0.04	V _{REF}
Output UV fault activation delay time	tuvp_delay	Consecutive switching count when VouT < VOUT_UVP	2		16	tsw



ELECTRICAL CHARACTERISTICS (continued)

Typical values are at V_{IN} = 12V, V_{EN} = 2V, T_J = 25°C, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Thermal Shutdown						
Thermal shutdown threshold range (5) (7)	T _{SD}	T _J rising	150		170	°C
Thermal shutdown hysteresis range (5) (7)	T _{HYS}		25		75	°C
Fault Recovery Timer						
Auto-recovery delay time range (5) (7)	t _{FLT_REC}	Fault recovery mode is activated, except T _{SD}	2		16	ms
Fault reset delay timer (7)	t _{FLT_RST}	After soft start ends during a recovery cycle, consecutive switching count when no fault is detected		30		μs
Power Good Indicator (Oper	n Drain)					
Power good (PG) high limit range (5)	Vout_pg_h	Vout rising edge	1.12		1.17	V _{REF}
PG high limit accuracy			-0.04		+0.04	V _{REF}
PG high limit hysteresis range (5)	V _{OUT_PG_H_HYS}		0.04		0.06	V _{REF}
PG high limit hysteresis accuracy			-0.02		+0.02	V_{REF}
PG low limit range (5)	$V_{OUT_PG_L}$	V _{OUT} falling edge	0.85		0.9	V _{REF}
PG low limit accuracy (6)			0.86	0.9	0.94	V _{REF}
PG low limit hysteresis range	Vout_pg_l_hys		0.04		0.06	V _{REF}
PG low limit hysteresis accuracy		×	-0.02		+0.02	V _{REF}
PG output low voltage	$V_{PG_{L}}$	I _{PG_SINK} = 200µA			0.4	V
PG leakage current	I _{PG_LKG}	V _{PG} = 5V			1	μA
PG flip-flop delay timer	t _{PG_DELAY}	After soft start ends, consecutive switching count when Vout is in or not in regulation		30		μs

Notes:

⁵⁾ Configurable via the I2C interface.

⁶⁾ Not tested in the entire option range. Only guaranteed for the specified option, which is the default values pre-configured in the OTP register.

⁷⁾ Not tested in production. Guaranteed by design and characterization.




12C INTERFACE ELECTRICAL CHARACTERISTICS

Typical values are at V_{IN} = 12V, V_{EN} = 2V, T_J = 25°C. Minimum and maximum values are at V_{IN} = 12V, V_{EN} = 2V, T_J = -40°C to +150°C, guaranteed by characterization. All voltages with respect to ground, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
SCL/SDA input logic low	VIL		0		0.8	V
SCL/SDA input logic high	V_{IH}		1.5			V
SCL/SDA output logic low	Vol	I _{LOAD} = 3mA			0.4	V
SCL clock frequency	fscL				400	kHz
SCL high time	t HIGH		0.6			μs
SCL low time	t_{LOW}		1.3		1.67	μs
Data set-up time	tsu_dat		100			ns
Data hold time	t _{HD_DAT}		0.25		0.9	μs
Set-up time for repeated start	t _{SU_STA}		0.6			μs
Hold time for start	thd_sta		0.6			μs
Bus free time between a start and a stop condition	t _{BUF}		1.3			μs
Set-up time for stop condition	tsu_sto		0.6			μs
SCL/SDA rise time	t _R		20 + 0.1 x C _B		300	ns
SCL/SDA fall time	tF		20 + 0.1 x C _B		300	ns
Pulse width of suppressed spike	tsp		0		50	ns
Capacitance bus for each bus line	Св				400	pF

I²C-COMPATIBLE INTERFACE TIMING DIAGRAM




S = Start Condition

Sr = Repeated Start Condition P = Stop Condition




TYPICAL CHARACTERISTICS


 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.









Quiescent Current vs. Temperature No switching






V_{CC} vs. Temperature




Switching Frequency vs. Temperature $f_{SW} = 500kHz$ (Reg 0x03, bits[5:0] = 0Ah)







 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.




BST UVLO vs. Temperature




Main Switch (Q1/Q3) On Resistance vs. Temperature




System EN Threshold vs. Temperature



Main Switch (Q1/Q3) On Resistance vs. Temperature




Synchronous Rectifier Switch (Q2/Q4) On Resistance vs. Temp






 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


Synchronous Rectifier Switch (Q2/Q4) On Resistance vs. Temp $V_{CC} = 2.55V$




Reverse Current Limit vs. Temperature




I_{ZCD} vs. Temperature




Reverse Current Limit vs. Temperature I_{LIMT RV} = -2.5A



Valley Current Limit vs. Temperature ILIMT_VL = 8A




Reference Voltage vs. Temperature VREF = 0.5V






 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.

Reference Voltage vs. Temperature




Boost Out Threshold vs. Temperature

 $V_{IN_BST_OUT} = 90\%$, $V_{IN_BST_HYS} = 7.5\%$, with respect to V_{IN} / V_{OUT}




Buck In Threshold vs. Temperature

 $V_{IN_BK_IN}/V_{OUT}$ = 125%, $V_{IN_BK_HYS}/V_{OUT}$ = 10%, with respect to V_{IN} / V_{OUT}




Dynamic Adjustment Step Interval vs. Temperature




Boost Transition Hysteresis vs. Temperature

Vin BST HYS = 10%, with respect to Vin / Vout



Buck Transition Hysteresis vs. Temperature


 $V_{IN_BK_HYS}/V_{OUT} = 10\%$, with respect to V_{IN}/V_{OUT}






 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


Input OVP Threshold vs. Temperature




Output UVP Threshold vs. Temperature




PG High Limit Hysteresis vs. Temperature




Output OVP Threshold vs. Temperature



PG High Limit Threshold vs. Temperature



PG Low Limit Threshold vs. Temperature






TYPICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40$ °C to +150°C, unless otherwise noted.


PG Low Limit Hysteresis vs.








TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS (continued)







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10 μ H, C_{OUT} = 40 μ F, f_{SW} = 450kHz, FCCM, T_A = 25°C, unless otherwise noted.






Case Temperature Rise vs. Load Current






TYPICAL PERFORMANCE CHARACTERISTICS (continued)






TYPICAL PERFORMANCE CHARACTERISTICS (continued)






TYPICAL PERFORMANCE CHARACTERISTICS (continued)






TYPICAL PERFORMANCE CHARACTERISTICS (continued)





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10 μ H, C_{OUT} = 40 μ F, f_{SW} = 450kHz, FCCM, T_{A} = 25°C, unless otherwise noted.




© 2021 MPS. All Rights Reserved.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 13.5V, V_{OUT} = 11.5V, L = 10 μ H, C_{OUT} = 40 μ F, f_{SW} = 450kHz, FCCM, T_{A} = 25°C, unless otherwise noted.




29



TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 V_{IN} = 12V, V_{OUT} = 11.5V, I_{OUT} = 5A, L = 10 μ H, f_{SW} = 450kHz, in buck-boost mode, with EMI filters and FSS enabled, T_A = 25°C, unless otherwise noted. (8)

CISPR25 Class 5 Peak Conducted Emissions 150kHz to 108MHz




CISPR25 Class 5 Average Conducted Emissions

150kHz to 108MHz




CISPR25 Class 5 Peak Radiated Emissions 150kHz to 30MHz




CISPR25 Class 5 Average Radiated Emissions

150kHz to 30MHz




CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 30MHz to 200MHz



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 200MHz






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{OUT} = 11.5V$, $I_{OUT} = 5A$, $L = 10\mu H$, $f_{SW} = 450 kHz$, in buck-boost mode, with EMI filters and FSS enabled, T_A = 25°C, unless otherwise noted. (8)


CISPR25 Class 5 Peak Radiated Emissions

Vertical, 30MHz to 200MHz




CISPR25 Class 5 Average Radiated Emissions

Vertical, 30MHz to 200MHz




CISPR25 Class 5 Peak Radiated Emissions Horizontal, 200MHz to 1GHz




CISPR25 Class 5 Average Radiated **Emissions**

Horizontal, 200MHz to 1GHz




CISPR25 Class 5 Peak Radiated Emissions

Vertical, 200MHz to 1GHz



CISPR25 Class 5 Average Radiated Emissions

Vertical, 200MHz to 1GHz



Notes:

8) All EMC test results are based on the application circuit with EMI filters (see Figure 34 on page 64).



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MPQ8875A is a 36V, monolithic, synchronous buck-boost DC/DC converter with a 2.2V to 36V input voltage range. The wide input voltage (V_{IN}) range makes this device well-suited for multi-purpose automotive and industrial applications.

Four integrated, low-resistance N-channel MOSFETs minimize the size of the external circuitry. These N-channel MOSFETs also allow the converter to regulate the output voltage (V_{OUT}) when V_{IN} is above, below, or equal to V_{OUT} . The flexible topology transitions reduce power losses to maximize efficiency.

In addition, the proprietary constant-on-time (COT) control algorithm ensures seamless transitions between the adjacent operational regions. The MPQ8875A can operate across a wide 200kHz to 1MHz switching frequency. This allows applications to be optimized for board size, efficiency, and electromagnetic compatibility (EMC). Most of the electrical characteristics can be configured by accessing the related internal registers via the device's I²C interface.

VCC Regulator

In normal operation, an internal low-dropout (LDO) regulator outputs a nominal 5V VCC supply from PVIN. This supplies power to both control blocks and the four MOSFETs' gate drivers. The VCC regulator has a 60mA current limit to prevent short circuiting the VCC rail. Add a $1\mu F$ to $10\mu F$, low-ESR ceramic capacitor to act as the bypass capacitor from VCC to AGND.

The VCC supply cannot maintain a 5V output once PVIN drops below 5V. If PVOUT is sufficient for the VCC power supply (e.g. in boost mode), the reserved 4.55V regulator takes over the VCC supply from PVOUT.

VCC must exceed 2.25V for applications where the input voltage goes down to 2.2V.

Internal Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to avoid the chip (or some blocks) from operating at an insufficient supply voltage. The MPQ8875A incorporates three internal, fixed UVLO comparators to monitor PVIN, VCC, and BST.

There are two PVIN input ranges that can be selected by the I²C interface: 4.5V to 36V for normal input mode, and 2.2V to 36V for low-input mode. The PVIN/VCC UVLO levels are not identical when there are different voltage ranges.

The chip is disabled immediately if either PVIN or VCC falls below its respective UVLO threshold. The I²C interface cannot work if VCC is not valid.

If V_{IN} falls below its UVLO threshold, all switching actions are disabled. Then the COMP voltage is pulled down until V_{IN} exceeds the start-up voltage threshold.

Similarly, if VCC drops below its UVLO threshold, the chip stops switching. Then the COMP voltage is pulled down until VCC rises again.

Since VCC is the internal LDO output from PVIN (or PVOUT in some cases), the actual VCC voltage is determined by V_{IN} and the dropout voltage of the VCC regulator. The dropout voltage depends on the load current drawn from VCC. In scenarios with a higher switching frequency or larger FET driving capacity demand, the VCC regulator dropout voltage can rise. This means that the VCC can reach its UVLO threshold before the PVIN pin drops below its UVLO threshold.

BST UVLO indicates that there is inadequate driving capacity for the high-side MOSFET (HSFET). Under this circumstance, the chip stops the HS-FETs from switching and pulls down COMP. The bootstrap charger conducts the low-side MOSFETs (LS-FETs) to charge the BST voltage. The converter restarts with soft start when the BST voltage exceeds its UVLO threshold.

On/Off Control and Custom Input Under-Voltage Lockout (UVLO)

When EN is driven above its logic threshold (typically 0.85V), the VCC regulator is activated. Once VCC exceeds the VCC UVLO threshold, it starts to provide power to the internal control circuitry. Then the integrated EN comparator begins working.

If the EN voltage exceeds the comparator's upper threshold (typically 1.55V), the converter is enabled and soft start begins. If EN drops below the comparator's lower threshold, the converter stops switching. The VCC regulator and control circuitry continue working until the EN pin is pulled below its logic threshold (<0.5V). Then the MPQ8875A shuts down and consumes very little input current. The total supply current is reduced to <25µA.

In addition to serving as normal on/off logic control, the integrated EN comparator can set the EN pin to a custom input UVLO threshold by adding an external resistor divider from PVIN to GND (see Figure 2).




Figure 2: Custom Input UVLO Set by EN

The EN voltage is set via the resistor divider ratio from PVIN. When EN reaches 1.55V (the rising UVLO threshold of the integrated EN comparator), the converter starts switching. Meanwhile, an internal 1.3µA pull-up current source is enabled to source current from the EN pin.

To disable the converter when V_{IN} drops, the EN voltage must drop below the UVLO threshold of the EN comparator. This means V_{IN} must fall enough to overcome the hysteresis from the 1.3µA pull-up current, as well as the inherent 150mV hysteresis of the EN comparator. As a result, the actual hysteresis can be set independently without changing the rising UVLO threshold.

In addition to EN logic, the converter can be turned on/off via the I²C interface. Set register 01h, bit[7] to 1 to turn the MPQ8875A on; set it to 0 to turn the MPQ8875A off.

Constant-On-Time (COT) Control

The MPQ8875A employs constant-on-time (COT) control to achieve fast load transient response. Figure 3 shows the COT control block diagram.




Figure 3: COT Control

The operational error amplifier (EA) corrects any error voltage between V_{FB} and V_{REF}. With the help of the EA, the MPQ8875A can provide excellent load regulation across the whole load range, regardless of whether the device operates in forced continuous conduction mode (FCCM) or discontinuous conduction mode (DCM). lt also features internal compensation. The adaptive internal ramp is optimized so that the converter is stable across the entire operating voltage range, with proper design of the external components. Figure 4 shows how the switching cycle is generated.




Figure 4: Switching Cycle Generation

The EA corrects the error between V_{FB} and V_{REF} to output a fairly smooth DC voltage (V_{COMP}). The internal ramp compensation is added onto V_{COMP} . The combined V_{COMP} is compared to the inductor current-sense signal (I_L).

When I_L drops below the combined V_{COMP} , the set comparator outputs a SET signal to begin a new switching cycle. The converter's on time is fixed and determined by V_{IN} , V_{OUT} , and the selected switching frequency. Once the on interval elapses, the main MOSFET turns off. Then the coupled synchronous rectifier (SR) switch turns on after a dead time to avoid shoot-through.

In FCCM, the SR switch remains on until the next SET signal comes or the reverse current limit is triggered. By repeating this operation, the MPQ8875A regulates V_{OUT} .

Four-Switch Power Converter

Figure 5 shows the topology of the four-switch power converter, which is comprised of four N-channel MOSFETs. Q1 and Q3 work as the main switches, while Q2 and Q4 act as the SR switches. The switches are properly controlled so that transitions between buck, buck-boost, and boost mode is continuous according to V_{IN} and V_{OUT} .




Figure 5: Four-Switch Power Converter

When stepping down from a higher V_{IN} to a lower V_{OUT} , the converter operates in buck mode (see Figure 6 and Figure 7). Q4 remains on and Q3 remains off for the entire switching cycle. Q1 and Q2 switch alternately, and behave like a typical synchronous buck converter. Q1's on time is fixed, and the off time can be adjusted via the control algorithm. Figure 6 shows buck mode in FCCM.




Figure 6: Buck Mode in FCCM

Figure 7 shows buck mode in DCM.




Figure 7: Buck Mode in DCM

If V_{IN} is close to V_{OUT} , the converter enters buck-boost mode (see Figure 8 and Figure 9). Q1 and Q2 still operate independently like a synchronous buck regulator. Q1's on time is fixed, and its off time can be adjusted by the control algorithm. Q3 switches on synchronously with Q1, and remains on for a constant duty cycle, which can be configured based on the switching frequency. Then Q3 turns off, and Q4 switches on.

When Q1 and Q4 are on at the same time, the voltage across inductor is the voltage difference between V_{IN} and V_{OUT} . This value is so low that the inductor current is smooth during this period.

Figure 8 shows buck-boost mode in FCCM when V_{IN} exceeds V_{OUT} .




Figure 8: Buck-Boost Mode in Normal FCCM (VIN > VOUT)

Figure 9 shows buck-boost mode in DCM when V_{IN} exceeds V_{OUT} .




Figure 9: Buck-Boost Mode in Normal DCM (V_{IN} > V_{OUT})

Figure 10 shows buck-boost mode in FCCM when V_{OUT} exceeds V_{IN} .




Figure 10: Buck-Boost Mode in Normal FCCM (V_{IN} < V_{OUT})

Figure 11 shows buck-boost mode in FCCM when V_{OUT} exceeds V_{IN} .




Figure 11: Buck-Boost Mode in Normal DCM (V_{IN} < V_{OUT})

If V_{IN} is below V_{OUT} , the MPQ8875A operates in boost mode (see Figure 12 and Figure 13). Q1 remains on and Q2 remains off for the entire switching cycle. Q3 and Q4 are modulated to switch alternately, behaving like a typical synchronous boost regulator. Q3's on time is fixed, and its off time can be adjusted by the control algorithm.

Figure 12 shows boost mode in FCCM.




Figure 12: Boost Mode in FCCM

Figure 13 shows boost mode in DCM.




Figure 13: Boost Mode in DCM

The mode-to-mode transition is automatic by comparing the sensed V_{IN} and sensed V_{OUT} . Figure 14 shows the power converter's regions of operation.




Figure 14: Regions of Operation

If V_{IN} is significantly lower than the sensed V_{OUT} , the MPQ8875A works in boost mode. When V_{IN} exceeds $V_{\text{BOOST_OUT}}$, the device transitions into buck-boost mode. If V_{IN} reaches $V_{\text{BUCK_IN}}$, then buck mode is activated. Alternately, if V_{IN} drops from a higher value to a lower one, the converter operates in buck mode, buck-boost mode, and boost mode successively.



To avoid unexpected, repetitive mode transitions when V_{IN} is close to the critical status between adjacent regions, there is a transition threshold hysteresis.

Bootstrap and Floating Driver

The bootstrap circuitry drives the high-side N-channel MOSFETs (Q1 and Q4). The external flying capacitors are charged up to maintain a sufficient driving voltage above SW via the internal bootstrap regulators.

At start-up, the bootstrap pre-charge process starts before the converter is ready for normal operation. Both LS-FETs (Q2 and Q3) turn on to force SW1 and SW2 low, allowing the bootstrap regulators to charge the flying capacitors from the VCC supply via the BST1 and BST2 pins, respectively. If the current limit is triggered, the LS-FETs turn off. The LS-FETs may switch several times before building up enough driving voltage across the flying capacitors. Then soft start begins.

If the converter is operating in buck-boost mode, the flying BST capacitor can be charged while the corresponding LS-FET is conducted.

However, in buck mode and boost mode, one HS-FET remains on, and its relevant LS-FET remains off for the entire switching cycle. Under this condition, the BST capacitors can charge each other through the internal charge regulator.

Error Amplifier

The MPQ8875A integrates a high-performance operational amplifier to implement control loop compensation for stable V_{OUT} regulation (see Figure 15).




Figure 15: Compensation Network

Figure 15 shows the typical Type II compensation network that is fully integrated into the MPQ8875A. Component values can be configured via the I^2C interface. An external V_{OUT} sensing resistor divider, as well as

compensation network components, are not required.

To optimize the converter's transient response, a Type III compensation network is also available. The Type III compensation network is comprised of the internal, existing Type II compensation network, plus an external RC compensation network tied between the PVOUT and VFB pins (see Figure 15). If a Type III compensation network or an external output voltage sensing resistor divider is required, set 0Dh, bit[1] to 1.

Oscillator and Synchronization Input/Output

The MPQ8875A converter's switching frequency can be configured to be between 200kHz and 1MHz via the I^2C interface. The COT control algorithm determines the on time based on V_{IN} , V_{OUT} , and the operating switching frequency.

For EMI-sensitive applications, the switching clock can be synchronized to an external clock applied the SYNC to synchronization input mode is enabled. The synchronization clock frequency ranges between 250kHz and 1MHz, and must be 20% greater than the configured frequency set in the one-time programmable (OTP) register. The square-wave amplitude should have a peak above 1.4V and a valley below 0.5V. The width of the synchronization pulse should be >200ns.

The MPQ8875A can operate in the designated switching frequency (via the I²C interface or external clock signal) in FCCM. Once the converter enters DCM, the switching frequency is self-adjusting based on the control algorithm.

The SYNC pin can also be configured to synchronized output mode. The MPQ8875A can output the internal clock with a 0° or 180° phase shift. For example, for a two-device system sharing a common input power supply, one MPQ8875A can output its clock signal with a 180° phase shift to synchronize to the other device's switching clock.

As a result, both devices can operate in the same frequency, but with a 180° phase difference to reduce the total input voltage/current ripple.

1/4/2021

This allows a lower-value input bypass capacitor to be used. The output synchronization clock's duty cycle is constant at 50%.

Frequency Spread Spectrum (FSS)

To further optimize EMI performance, the MPQ8875A features frequency spread spectrum (FSS) (see Figure 16).




Figure 16: Frequency Spread Spectrum

The reference frequency, as well as the FSS modulation range and cycle, are all set via the I²C interface. Once FSS is enabled, triangular frequency modulation varies the switching frequency between the same ratio, which is both higher and lower than the reference value. During a full modulation cycle, the switching frequency varies from the lowest to the highest value, then drops back to the lowest value.

If an external clock signal is applied to the SYNC pin in synchronized input mode, the FSS mechanism is screened. That means FSS is unavailable in synchronization input mode.

Discontinuous Conduction Mode (DCM) and Forced Continuous Conduction Mode (FCCM) under Light Loads

In normal operation, the converter works in forced continuous conduction mode (FCCM) under heavier loads. The inductor current (I_L) never drops to 0A during the switching cycle. The switching frequency (f_{SW}) is fairly constant, and it can be configured via the I^2C interface.

When the load current drops or there is no load, the converter experiences a light-load or no-load condition. The MPQ8875A can operate in discontinuous conduction mode (DCM) or FCCM under light-load conditions.

DCM is applied to optimize efficiency under light-load or no-load conditions. While the synchronous rectifier (SR) turns on, the inductor current falls linearly. When the load current continues to decrease, the I_L valley reaches 0A. If DCM is employed, the active SR switch stops switching once I_L reaches 0A (see Figure 17).

This means that I_L cannot drop to the negative value, and the output capacitor cannot be discharged further.




Figure 17: DCM under Light-Load Conditions

Based on the COT control algorithm, I_L stops falling, but the combined V_{COMP} can rise up continually with the ramp compensation. When the combined V_{COMP} reaches I_L , a SET signal initiates a new switching cycle. In DCM, f_{SW} is self-adjusting and does not follow the switching frequency setting until the converter resumes FCCM with load increments.

When FCCM is enabled, I_L can drop to the negative value as long as the reverse current limit is not triggered (see Figure 18). The converter acts as it would with a heavy load, and can maintain f_{SW} to regulate V_{OUT} , regardless of the output current. FCCM results in a smaller output ripple, but has lower efficiency under light-load conditions.




Figure 18: FCCM under Light-Load Conditions

Soft Start (SS)

Once V_{IN} , VCC, and EN are all enabled, the converter begins switching, and the internal soft start is implemented.

The MPQ8875A's built-in soft start (SS) ramps up the internal reference voltage (V_{REF}) from 0V to the expected value with a controlled slew rate. This slew rate can be configured via the I^2C interface. V_{OUT} can ramp up slowly to prevent the converter's output voltage from overshooting during start-up.

Dynamic Output Voltage Adjustment

If the MPQ8875A operates in its normal input range (4.5V to 36V), V_{REF} can be adjusted from 0.5V to 2.0V with a 10mV resolution. The converter features dynamic V_{OUT} adjustments by changing V_{REF} from the current value to the set value. V_{REF} falls and rises in 10mV steps (see Figure 19 and Figure 20).

By controlling the time between steps using the I^2C interface, the reference voltage variation slew rate can be adjusted. A longer time between steps results in a slower slew rate. Conversely, the slew rate increases by using a shorter time between steps. Figure 19 shows how V_{REF} is adjusted while it increases.




Figure 19: VREF Adjustment (VREF Increasing)

Figure 20 shows how V_{REF} is adjusted while it decreases.




Figure 20: VREF Adjustment (VREF Decreasing)

 V_{OUT} regulation is implemented by the converter control loop. The V_{OUT} adjustment, like the V_{REF} alteration, is dependent on the control loop stability. A slower slew rate helps achieve a smooth, monotonic V_{OUT} adjustment.

Power Good (PG) Indicator

The PG pin is connected to the open drain of an internal MOSFET. PG should be connected to a voltage source through an external pull-up resistor to act as the power good indicator. The PG pin is pulled down to ground during soft start, or if V_{OUT} is not within the allowable window. When V_{OUT} is in regulation, the PG MOSFET turns off, and the PG pin can be pulled high to indicate a good output status. There is a delay time of about 30 μ s if the PG status flip flops.

The PG threshold and hysteresis can be configured via the I²C interface.

Input Over-Voltage Protection (OVP)

If input over-voltage protection (OVP) is required, the chip can provide an input OVP threshold at 11V, 22V, or 33V. Once V_{IN} exceeds this threshold, the converter stops switching immediately and sets the input OV fault flag. Once V_{IN} returns to within the normal range, the MPQ8875A automatically resumes normal operation.

The user can enable input OVP and select the threshold/recovery hysteresis via the I²C interface.

Output Over-Voltage Protection (OVP)

The MPQ8875A monitors V_{OUT} with the PVOUT pin. The VFB pin is connected to the tap of the internal output feedback resistor divider. If V_{OUT} exceeds the output over-voltage protection (OVP) threshold, the converter stops switching immediately, and an output OV fault is recorded.

There are two types of the optional output OVP modes: recoverable mode and latch-off mode.

The output OVP mode, threshold, and recovery hysteresis can be selected via the I²C interface.

Over-Current Protection (OCP)

The MPQ8875A provides a peak/valley current limit scheme designed to limit the peak/valley inductor current to ensure that the switching currents remain within the device capabilities during overload conditions or during an output short circuit.

When the main power switch turns on, the chip monitors the increased $I_{\rm L}$ through the relevant operating main power switch. Once the peak $I_{\rm L}$ exceeds the peak current limit threshold, the relevant operating main power switch turns off immediately, and the relevant operating SR switch turns on to conduct and decrease $I_{\rm L}.$ The operating main power switch does not turn on again until $I_{\rm L}$ falls below the valley current limit threshold. This peak/valley current limit scheme ensures that $I_{\rm L}$ decreases sufficiently when the relevant operating main power switch is off. As a result, the average $I_{\rm L}$ is limited to a safe range.

If the internal EA's output level triggers the high clamp limit consecutively in a settled cycle, an over-current (OC) fault is recorded and OCP is



activated. There are three optional OCP modes: recoverable, latch-off, and no response mode. OCP is screened during soft start.

When the SR switch is conducting, I_L drops. In some conditions (e.g. FCCM under light loads), the converter can actively conduct current away from the output. When I_L falls below 0A, a reverse inductor current occurs. To prevent damage to the part due to excessive reverse current, the MPQ8875A monitors the current entering the relevant operating SR switch from the output. If this current exceeds the reverse current limit threshold, the relevant operating SR switch turns off and the relevant operating main switch conducts to reduce the reverse current.

The OCP mode, peak/valley current limit threshold, and reverse current limit threshold can be selected via the I²C interface.

Under-Voltage (UV) and Short-Circuit Protection (SCP)

A short circuit is the worst overload condition. In addition to over-current protection, the MPQ8875A provides short-circuit protection (SCP) in the event of a hard output short. SCP is triggered if V_{OUT} falls below the under-voltage (UV) threshold for a set period. Then an output UV fault is triggered, and the converter stops immediately. There are three optional output SCP/UVP modes: recoverable, latch-off, and no response mode. Output UV detection does not work during soft start.

The output UVP mode, threshold, and detection time can be selected via the I²C interface.

Thermal Protection

Thermal shutdown is implemented to prevent the MPQ8875A from operating at exceedingly high temperatures. If the silicon die temperature exceeds the thermal shutdown threshold, the over-temperature (OT) fault shuts down the whole chip. The thermal shutdown protection is auto-recoverable. Once the die temperature drops below its lower threshold, the chip starts up again and resumes normal operation.

The thermal shutdown threshold and recovery hysteresis can be selected via the I²C interface. In addition, the MPQ8875A provides instantaneous die temperature information by reading the relevant register.

Fault Response

Once a fault status is confirmed, the converter turns off the main switches (Q1 and Q3) immediately after the minimum on time ends. The SR switches (Q2 and Q4) conduct I_L until it reaches 0A, regardless of whether the device is in DCM or FCCM. Finally, all four switches stop.

After a fault occurs, the converter operates based on the corresponding fault mode setting. There are three operating schemes: recoverable, latch-off, and no response mode.

In recoverable mode, the chip attempts to restart the converter. After the converter completely shuts down, a fault recovery timer starts. After a configurable delay time, the converter attempts to soft start automatically. If the fault condition is not removed, the converter reinitiates the fault protection and repeats the auto-recovery process in hiccup mode. If the fault condition is removed once soft start ends and the converter operates normally for a consecutive 30µs, then the fault status resets.

Latch-off mode stops the converter until the power on the input supply or EN is recycled.

For OCP and UVP, no response mode can be selected. In this mode, the converter maintains switching in the peak/valley current limit unless thermal shutdown is triggered.

One-Time Programmable (OTP) Memory

The MPQ8875A provides a one-time programmable (OTP) memory function for setting the custom default parameters.

MPS provides a GUI and I²C tool to configure the MPQ8875A during the development process. To configure in applications, contact an MPS FAE via our website.

The OTP can be written three times, which means that there are three OTP pages. The OTPCNT bit records the remaining OTP pages.

I²C INTERFACE

I²C Serial Interface Description

The I²C bus is a two-wire, bidirectional serial interface, consisting of a serial data line (SDA) and a serial clock line (SCL). The lines are externally pulled to a bus voltage when they are idle.

When connected to the line, a master device generates the SCL signal and device address, then arranges the communication sequence. The MPQ8875A works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode. This adds flexibility to the power supply solution. The output voltage, transition slew rate, and other converter parameters can be instantaneously controlled via the I²C interface.

The I²C interface uses VCC as its power source. If VCC cannot reach the under-voltage lockout (UVLO) threshold, the SDA and SCL lines are at a high-impendence status, and the I²C interface stops working.

Data Validity

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the SDA line can only change when the clock signal on the SCL line is low (see Figure 21).




Figure 21: Bit Transfer on the I²C Bus

Start and Stop Conditions

The start (S) and stop (P) conditions are signaled by the master device, which signifies the beginning and the end of the I²C transfer. The start condition is defined as the SDA signal transitioning from high to low while the SCL line is high. The stop condition is defined as the SDA signal transitioning from low to high while the SCL line is high (see Figure 22).

Start and stop conditions are always generated by the master. The bus is considered busy after

the start condition. The bus is considered free again after a delay following the stop condition. The bus stays busy if a repeated start (Sr) is generated instead of a stop condition. The start and repeated start conditions are functionally identical.




Figure 22: Start and Stop Conditions

Transfer Data

Every byte put on the SDA line must be 8 bits long. Each byte must be followed by an acknowledge (ACK) bit. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse, so that it remains stable (low) during the high period of the clock pulse.

Figure 23 shows the data transfer format. After the start condition, a slave address is sent. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a write transmission, and a 1 indicates a read or a request for data. A data transfer is always terminated by a stop condition generated by the master. However, if a master communicate on the bus, it can generate a repeated start condition (Sr) and address another slave without first generating a stop condition.



Figure 23: Complete Data Transfer

Write Sequence

A write sequence for the MPQ8875A requires a start condition, a valid slave address, a register index byte, and a corresponding data byte for a single data update.



After receiving each byte, the MPQ8875A acknowledges this transfer by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPQ8875A. The MPQ8875A then performs an update on the falling edge of the LSB byte.

Read Sequence

The typical MPQ8875A read sequence is 4 bytes long. It begins with a start condition from the master, then a valid slave address followed by a register index byte. The read sequence differs from the write sequence in that a master's start condition comes again. The bus direction then turns around with the rebroadcast of the slave address, with bit 1 indicating a read

cycle. The following 4th byte contains the data being returned by the MPQ8875A. That byte value in the data byte reflects the value of the register index that was queried before.

Chip Address

The MPQ8875A supports 16 different addresses from 00h to 0Fh, which can be preset in register 08h via the I²C bus.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by a 0 or 1 to indicate a write or read operation, respectively. Figure 24 shows a write sequence, and Figure 25 shows a read sequence.



Figure 24: Write Sequence (9)




Figure 25: Read Sequence (9)

Note:

9) A dark gray outline indicates cycles in which the MPQ8875A owns or drives the SDA line. The master device drives all other cycles.



Register Map

Register Index	Default (10)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	32h				Reference	Voltage		<u> </u>	<u>'</u>
01h	84h	Power Converter On/Off	RSVD (11)	RSVD (11)	V _{out} Dy Adjustment		Vol	_{⊔⊤} Divider Rat	iio
02h	00h	SW1 Switc Slew	hing Rising Rate		hing Falling Rate		hing Rising Rate	SW2 Switch Slew	
03h	08h	Synchroniz	ation Mode			Switching I	requency		
04h	00h	Frequency Spread Spectrum On/Off	Spread Frequency Spread Spectrum Spectrum Modulation Range			RSVD (11)		cy Spread Spodulation Cyc	
05h	7Fh	DCM/ FCCM					Pea	ak Current Lir	nit
06h	00h	Compe	Compensation Network R _{FB}				sation Netwo	rk R _{COMP}	
07h	00h	Compe	nsation Netwo	ork C _{HFP}		Compen	sation Netwo	rk C _{COMP}	
08h	00h		I ² C Address			Cycle Extension in Buck- Boost On/Off	RSVD (11)	Constant-C Boost Switc Boost	h in Buck-
09h	EEh		Hysteresis Buck and Boost		f Buck-Boost g to Buck	between Boost and Transiti			of Boost to Buck- ost
0Ah	00h	Gain for Inductor Current Sense		or Inductor t Sense		ompensation to Valley Ramp Compensa			tion
0Bh	00h	Power Good High Limit Hysteresis	Power Good High Limit	Power Good Low Limit Hysteresis	Power Good Low Limit	Over-Curre	ent Counter	OCP	Mode
0Ch	60h	Fault Protection Mode		e for Fault overy	FB Threshold for UVP	Under-Volta	age Counter	UVP	Mode
0Dh	04h	V _{IN} OVP Hysteresis		-Voltage shold	V _{OUT} OVP Hysteresis		er-Voltage shold	ENFBO	OVP Mode
0Eh	0Ah	RSVD (11)	Junction Temperature F		e Range		Shutdown eresis	Thermal S Thres	
0Fh	00h	ОТР С	ounter	Power Good Status	Input Over- Voltage Status	RSVD (11)	RSVD (11)	RSVD (11)	Thermal Shutdow n Status
10h			Manu	ıfacturer Cod	e[4:0]		S	ilicon Rev[2:0	1

Notes:

¹⁰⁾ Initial factory defaults. The default value can be redefined if the OTP function is available.

¹¹⁾ This bit is not defined, and is reserved for future use. Reserved bits always read as 0. For compatibility with future devices, reserved bits should be written to "0" if accessed.



REGISTER DESCRIPTION

	Register 00h											
Bit[7] (R/W)	Bit[6] (R/W)											
REF7	REF6	REF5	REF5 REF4 REF3 REF2 REF1 REF0									
		Bit Field Definitions										
Bits	Field Name Description											
7:0	REF[7:0]	In normal inpu	ut mode: served _{EF} = REF[7:0] x	culated with the	•	tion:						
		79h to FFh: Re	served _{EF} = REF[6:0] x	10mV (resolution	on: 10mV)							

			Reg	ister 01	h						
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W	/) Bit[4] (R/W) Bit	[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
PWRCVTEN	INMD	RESERVE	D DVSTEP1	D١	/STEP0	FBDR2	FBDR1	FBDR0			
			Bit Field	d Defini	tions						
Bits	Field Name	Description	1								
7	PWRCVTEN	This bit ena 0: Disabled 1: Enabled	bles power conv	erter or	off contro	ol.					
6	INMD	Selects norn 0: Normal ir 1: Low-input		-input m	node.						
5	RESERVED	Reserved.	*								
	DVSTEP	Sets the time of each step during soft start and output voltage dynamic adjustment mode (in µs).									
4:3	[1:0]	00h	20	01h	41.6	7					
		02h	83.33	03h	166.6	67					
		Sets the div	ider ratio of the i	referenc	e voltage	and output volta	ige.				
		00h	1	01h	1/2	5					
0.0	EDDDIO 01	02h	1/3	03h	1/5						
2:0	FBDR[2:0]	04h	1/10	05h	1/20)					
		06h/ 07h	1/30	-	-						
		For example	e, if FBDR[2:0] =	04h, th	en V _{FB} = 1	/10 x V _{ОUТ} .					



	Register 02h											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
SW1RSR1	SW1RSR0	SW1FSR1	SW1FSR0	SW2RSR1	SW2RSR0	SW2FSR1	SW2FSR0					
			Bit Field D	Definitions								
Bits	Field Name	Description										
[7:6]	SW1RSR [1:0]	These bits con 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		g rising slew rat	e for SW1.							
[5:4]	SW1FSR [1:0]	These bits con 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		g falling slew ra	te for SW1.							
[3:2]	SW2RSR [1:0]	These bits con 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		g rising slew rat	e for SW2.							
[1:0]	SW2FSR [1:0]	These bits con 00h: 1V/ns 01h: 2V/ns 02h: Reserved 03h: Reserved		g falling slew ra	te for SW2.							

	Register 03h											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
SYNC1	SYNC0	FSW5	FSW5 FSW4 FSW3 FSW2 FSW1 FSW0									
	Bit Field Definitions											
Bits	Bits Field Name Description											
[7:6]	[7:6] Sets the synchronization mode. O0h: Disable O1h: Synchronization clock input O2h: Synchronization clock output (with 0° phase shift) O3h: Synchronization clock output (with 180° phase shift)											
[5:0]	FSW[5:0]	the maximum f	f_{SW} supported by eserved $w = FSW[5:0] \times 8$	y MPQ8875A is	1MHz.	V[5:0] can be se	et up to 2.2MHz,					



			Regis	ter 04h								
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/V	V) Bit[4] (R/W)	Bit[3]	Bit[2] (R/W	/) Bit[1] (R/W)	Bit[0] (R/W)					
FSSEN	FSSMR2	FSSMR1	FSSMR0	RESERVE	D FSSMC2	FSSMC1	FSSMC0					
			Bit Field Definitions									
Bits	Field Name	Description	Description									
7	FSSEN	0: Disabled 1: Enabled										
		00h	±30	01h	±50							
		02h	±100	03h	±125							
[6:4]	FSSMR[2:0]	04h	±200	05h	Reserved							
[61.4]	, 00 ([2.0]	06h/ 07h	±300	-	-							
			e, if FSSMR[2:0] = ulates the oscillator				to 450kHz, FSS					
3	RESERVED	Reserved.										
	0	Sets the FS	SS modulation freq	uency (in Hz)								
		00h	250)1h	600							
[2:0]	FSSMC[2:0]	02h	1000	3h 1	900							
		04h			8600							
		06h	7000	17h 8	3000							
		\sim										



				Register 0	5h								
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R	/W) Bit[4] ((R/W) Bi	t[3] (R/W)	Bit[2] (R/W	Bit[1] (R/W)	Bit[0] (R/W)					
CCMEN	RVCLMT	VLCLM.	T2 VLCL	MT1 V	LCLMT0	PKCLMT2	PKCLMT1	PKCLMT0					
			Bit Field Definitions										
Bits	Field Name	Descripti	escription										
		Selects D	elects DCM or FCCM operation.										
7	CCMEN	0: DCM 1: FCCM	DCM										
6	RVCLMT		ets the reverse current limit of the synchronous rectifier MOSFET (in A). The reverse urrent limit is disabled in DCM.										
		0: -2.5A 1: -4.7A											
	,	Sets the v	alley current l	limit (in A).									
		00h	1	01h	2								
		02h	3	03h	4								
[5:3]	VLCLMT[2:0]	04h	5	05h	6								
		06h	7	07h	8								
	0	If the valle invalid.	If the valley current limit set value exceeds the peak current limit, the valley current limit is invalid.										
		Sets the p	Sets the peak current limit (in A).										
		00h	2	01h	3								
[2:0]	PKCLMT[2:0]	02h	4	03h	5								
		04h	6	05h	7								
		06h	8	07h	9								



			R	egiste	· 06h							
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (F	Bit[5] (R/W) Bit[4] (R/W) Bit[3] (R/W) Bit[2] (R/W) Bit[1] (R/W) Bit									
RFB2	RFB1	RFB() RCOMF	P4	RCOMP3	RCOMP2	RCOMP1	RCOMP0				
			Bit Fi	eld De	finitions							
Bits	Field Name	Descript	ion									
[7:5]	RFB[2:0]	Selects F	Selects R _{FB} , calculated with the following equation: $R_{FB} = 50k\Omega + RFB[2:0] \times 30k\Omega$									
		Selects F	Selects R_{COMP} (in $k\Omega$).									
		00h	50	01h	n 173	1						
		02h	297	03ł	1 420)						
		04h	544	05ł	667	•						
		06h	791	07h	914							
		08h	1038	09ł	116	1						
		0Ah	1284	0BI	140	8						
	5001151111	0Ch	1531	0DI	า 165	5						
[4:0]	RCOMP[4:0]	0Eh	1778	0Fł	190	2						
		10h	2025	11h	214	3						
		12h	2272	13ł	239	5						
		14h	2519	15h	264	2						
		16h	2766	17h	288	9						
		18h	3012	19h	313	6						
		1Ah	3259	1BI	n 338:	3						
		1Ch	3506	1DI	n 363	0						
		1Eh	3753	1Fł	387	7						

Figure 26 shows MPQ8875A control loop compensation network. Use Figure 26 to set values for register 06h and 07h.




Figure 26: Control Loop Compensation Network



REGISTER DESCRIPTION (continued)

	Register 07h												
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R	Bit[5] (R/W) Bit[4] (R/W) Bit[3] (R/W) Bit[2] (R/W) Bit[1] (R/W) Bit[0] (R/W)										
CHFP2	CHFP1	CHFP	CCOMF	P4	CCOMP3	CCOMP2	CCOMP1	CCOMP0					
		Bit Field Definitions											
Bits	Field Name	Description	on										
		Selects C	нгр (in pF).										
		00h	0.5	01h	1								
[7:5]	CHFP[2:0]	02h	3	03h	5								
		04h	6	05h	8								
		06h	9	07h	10								
[4:0]	CCOMP[4:0]		COMP, which can n: CCOMP = (CCC		·	and 160pF.							

			Reg	ister 08	Bh						
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W) Bit	[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
ADDR3	ADDR2	ADDR1	ADDR0	CY	CEXTEN	RESERVED	BSTONT1	BSTONT0			
			Bit Field	d Defini	tions						
Bit#	Field Name	Description	scription								
[7:4]	ADDR[3:0]	Sets the I ² C is accepted.	ous address. T	he valid	d address i	is effective imm	ediately once a	write command			
3	CYCEXTEN										
2	RESERVED	Reserved.									
[1:0]	BSTONT[1:0]		ets the constant-on-time percentage of the boost switch in buck-boost mode, which ferences to the switch's (Q3) duty cycle.								
[1.0]	231311[1.0]	00h	20%	01h	30%	ó					
		02h	40%	03h	50%	ó					

49



			Regist	ter 09h			
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)
BKHYS1	BKHYS0	BKIN1	BKIN0	BSTHYS1	BSTHYS0	BSTOUT1	BSTOUT0
			Bit Field [Definitions			
Bits	Field Name	Description					
[7:6]	BKHYS[1:0]	00h: V _{IN} = 5% 01h: V _{IN} = 7.5% 02h: V _{IN} = 10%	of Vout % of Vout 5 of Vout (invalid	between buck and d when BKIN[1:0 lid when BKIN[0] is set to 00h)		
[5:4]	BKIN[1:0]	Sets the thresh 00h: V _{IN} = 110 ^o 01h: V _{IN} = 120 ^o 02h: V _{IN} = 125 ^o 03h: V _{IN} = 130 ^o	% of Vouт % of Vouт % of Vouт	ick-boost mode	transitions to bu	ick mode when	V _{IN} rises.
[3:2]	BSTHYS[1:0]	Sets the transi 00h: V _{IN} = 5% 01h: V _{IN} = 7.5% 02h: V _{IN} = 10% 03h: V _{IN} = 12.5	of V _{OUT} % of V _{OUT} 6 of V _{OUT}	petween boost a	and buck-boost i	mode.	
[1:0]	BSTOUT[1:0]	Sets the thresh 00h: V _{IN} = 70% 01h: V _{IN} = 80% 02h: V _{IN} = 85% 03h: V _{IN} = 90%	o of Vouт of Vouт of Vouт	ost mode transi	tions to buck-bo	oost mode when	V _{IN} rises.

Figure 27 shows MPQ8875A regions of operation. Use Figure 27 to set the values for register 09h.




Figure 27: Regions of Operation



	Register 0Ah											
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)					
ILGAIN	ILBIAS1	ILBIAS0	ILBIASO RAMPPV1 RAMPPV0 RAMP2 RAMP1 RAM									
			Bit Field Definitions									
Bits	Field Name	Description	escription									
7	ILGAIN	Sets the gain f 0: 13A/V 1: 10.4A/V										
[6:5]	ILBIAS[1:0]	Sets the biase										
[4:3]	RAMPPV [1:0]	Sets the ramp 00h 02h		peak value to va 1h 60 3h 100		V).						
[2:0]	RAMP[2:0]		ets the ramp compensation level (in mV/ μ s), calculated with the following equation: Ramp slope = (fsw x 30) / (RAMP[2:0] + 1) /here fsw is the switching frequency (in MHz).									



	Register 0Bh									
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)			
PGVOHHYS	PGVOH	PGVOLHYS	PGVOL	OCCNT1	OCCNT0	OCPMD1	OCPMD0			
			Bit Field [Definitions						
Bits	Field Name	Description								
7	PGVOHHYS	Sets the power 0: 4% of VREF 1: 6% of VREF								
6	PGVOH	0: V _{FB} = 112%	Sets the power good high limit (V _{OUT} rising edge). 0: V _{FB} = 112% of V _{REF} 1: V _{FB} = 117 of V _{REF}							
5	PGVOLHYS	Sets the power 0: 4% of V _{REF} 1: 6% of V _{REF}								
4	PGVOL	Sets the power good low limit (V _{OUT} falling edge). 0: V _{FB} = 90% of V _{REF} 1: V _{FB} = 85% of V _{REF}								
		Sets the over-	current (OC) co	unter for an OC	fault (in tsw, wh	ere $t_{SW} = 1/f_{SW}$).				
[3:2]	OCCNT[1:0]	00h 32 01h 64 02h 128 03h 256 The counter must count continuously. If the OC condition recovers while counting, the OC counter begins a recount. The OC counter is invalid during soft start, and the peak/valley current limit is valid.								
[1:0]	OCPMD[1:0]	Selects the over-current protection (OCP) mode. 00h: Recoverable mode. If OCP is triggered, switching stops for some time (determined by the delay time set value). Then the part tries to soft start. If OCP is triggered again, the part enters hiccup mode 01h: Latch-off mode. If OCP is triggered, the part shuts down. The power on EN must be								



Register 0Ch									
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/W)	Bit[4] (R/W)	Bit[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)		
FLTMD	HCPTIME1	HCPTIME0	UVFB	UVCNT1	UVCNT0	UVPMD1	UVPMD0		
			Bit Field	Definitions					
Bits	Field Name	Description							
		This bit selects	s the fault prote	ction mode.					
7	FLTMD			fault is removed on EN must be			eset after 30µs		
		Sets the delay	time for fault re	ecovery (in ms)					
[6:5]	HCPTIME	00h	2 ()1h 4					
[0.5]	[1:0]	02h	8 ()3h 16					
		This is only va	lid in hiccup mo	de. All fault reco	overies (e.g. OC	P delay) must h	ave a delay.		
		Sets the value of V _{FB} for under-voltage protection (UVP) (V _{OUT} falling edge).							
4	UVFB	0: V _{FB} = 50% of V _{REF} 1: V _{FB} = 75% of V _{REF}							
		Sets the count	er for under-vo	tage protection	(UVP) (in tsw, w	here tsw = 1/fsw).		
		00h	2)1h 4					
[3:2]	UVCNT[1:0]	02h	8	16					
		The counter must count continuously. If the UV condition recovers while counting, the UV counter requires a recount. The UV counter should be shorter than the OC counter. UVP is invalid during soft start, and the peak/valley current limit is valid.							
		Selects the U\	/P mode.						
[1:0]	UVPMD[1:0]	00h: Recoverable mode. If UVP is triggered, switching stops for some time (determined by the delay time set value). Then the part tries to soft start. If UVP is triggered again, the part enters hiccup mode 01h: Latch-off mode. If UVP is triggered, the part shuts down, and the power on EN must be cycled to restart the part 02h or 03h: No response mode. The part keeps switching, and uses the peak/valley current limit unless over-temperature protection (OTP) occurs OCP mode selection is only valid when OCP is triggered. If UVP and OCP are both							
				y valid when Coriority, and OCP		d. If UVP and	OCP are both		



Register 0Dh										
Bit[7] (R/W)	Bit[6] (R/W)	Bit[5] (R/\	Bit[5] (R/W)			Bit[2] (R/W)	Bit[1]	Bit[0] (R/W)		
VINOVHYS	VINOV1	VINOVO	VINOVO VOUTOVHYS VOUTOV1 VOUTOVO ENFBO OV							
	Bit Field Definitions									
Bits	Field Name	Descriptio	n							
		Sets the in	put voltage ove	-volta	age (OV) hyste	eresis.				
7	VINOVHYS	0: 3% of V _I 1: 5% of V _I								
		Sets the Vi	N OV threshold	(risin	g edge) (in V).					
[6:5]	VINOV[1:0]	00h	Disable	011	h 11					
		02h	21	031	h 33					
4	VOUTOVHYS	1: 100% of	0: 105% of V _{REF} 1: 100% of V _{REF}							
		Sets the Vo	OUT OV threshol	d (risi	ng edge) (in \	ref).				
[3:2]	VOUTOV	00h	110%	011	h 115	%				
[0.2]	[1:0]	02h	120%	031	h 130	%				
		Selects the	VFB pin conne	ction	mode.					
1	ENFBO		Disconnected from the internal circuit Connect VFB to the internal error amplifier's feedback input							
		Selects the output over-voltage protection (OVP) mode. This bit is only valid for output OVP since input OVP recovers automatically.								
0	OVPMD	0: Recoverable mode. If OVP is triggered, switching stops for a set time (determined by								



Register 0Eh								
Bit[7]	Bit[6] (R)	Bit[5]	(R) Bit[4] (R	R) Bit	[3] (R/W)	Bit[2] (R/W)	Bit[1] (R/W)	Bit[0] (R/W)
RESERVED	TJ2	TJ1	TJ0	TH	HSHYS1	THSHYS0	THSTEMP1	THSTEMP0
		,	Bit Fie	eld Defin	itions			
Bits	Field Name	Descrip	tion					
7	RESERVED	Reserve	d.					
		Sets the	junction temperat	ure (T _J) r	ange (in °C	C). These bits ar	e read-only.	
		00h	<25	01h	25 to	50		
[6:4]	TJ[2:0]	02h	50 to 75	03h	75 to 1	100		
		04h	100 to 125	05h	125 to	150		
		06h	150 to 160	07h	160 to	170		
		Sets the	thermal shutdowr	n (THS) h	ysteresis (in °C).		
[2.0]	TUCUVC [1:0]	00h	25	01h	50			
[3:2]	THSHYS [1:0]	02h/ 03h	75	_	-			
		Sets the	Sets the THS T _J threshold (rising edge) (in °C).					
[1:0]	THSTEMP	00h	150	01h	160			
	[1:0]	02h/ 03h	170	-	-			



Register 0Fh								
Bit[7] (R)	Bit[6] (R)	Bit[5] (R)	Bit[4] (R)	Bit[3] (R)	Bit[2] (R)	Bit[1] (R)	Bit[0] (R)	
OTPCNT1	OTPCNT0	PGOOD	VINOVP	RESERVED	RESERVED	RESERVED	THS	
			Bit Field [Definitions				
Bits	Field Name	Description						
[7:6]	These bits indicate the number of available one-time programmable (OTP) pages. These bits are read-only. OTPCNT [1:0] Oth: 0 OTP pages available 01h: 1 OTP pages available 02h: 2 OTP pages available 03h: 3 OTP pages available						ges. These bits	
5	PGOOD	This bit indicates the power good status. This bit is read-only. 0: Power not good 1: Power good						
4	This bit indicates the V _{IN} over-voltage (OV) status. This bit is read-only. VINOVP O: No V _{IN} OV condition has occurred 1: A V _{IN} OV condition has occurred							
[3:1]	RESERVED	Reserved.						
0	THS	This bit indicates the thermal shutdown (THS) status. This bit is read-only. 0: No THS has occurred 1: THS has occurred						

Register 10h									
Bit[7] (R)	Bit[6] (R)	Bit[5] (R)	Bit[4] (R)	Bit[3] (R)	Bit[2] (R)	Bit[1] (R)	Bit[0] (R)		
MFG4	MFG3	MFG2	MFG1	MFG0	REV2	REV1	REV0		
	Bit Field Definitions								
Bits	Field Name	Description	×						
[7:3]	MFG[4:0]	Manufacturer c	Manufacturer code. These bits are read-only.						
[2:0]	REV[2:0]	Silicon revision	Silicon revision code. These bits are read-only.						

APPLICATION INFORMATION

Figure 28 shows MPQ8875A typical application circuit.




Figure 28: Typical Application Circuit, V_{OUT} = 11.5V, f_{SW} = 450kHz

Table 1 shows the design guide index. For more details, see Figure 28 above.

Table 1: Design Guide Index

Pin #	Name	Components	Design Guide Index
1	EN	R1	V _{IN} Under-Voltage Lockout (UVLO) Setting (EN, Pin 1)
2	SYNC	- (2	Synchronization Input/Output (SYNC, Pin 2)
3, 4, 5	PGND1	-	GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
6, 7, 8, 27, 34	PVIN	C1A, C1B, C1C, C1D, C1E, C1F	Selecting the Input Capacitors (PVIN, Pins 6, 7, 8, 27, and 34)
9, 28, 29, 30	SW1	L1	Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)
10	BST1	C3	Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)
11	SDA	-	I ² C Interface (SDA, Pin 11; SCL, Pin 12)
12	SCL	-	I ² C Interface (SDA, Pin 11; SCL, Pin 12)
13	AGND	-	GND Connection (PGND1, Pins 3, 4, 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
14	VCC	C5	Pin 14 VCC, Internal VCC
15	BST2	C4	Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)
16, 25, 31, 32	SW2	L1	Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)
17, 18, 19, 26, 33	PGND2	-	GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)
20, 21, 22	PVOUT	C2A, C2B, C2C, C2D, C2E, C2F	Selecting the Output Capacitors (PVOUT, Pins 20, 21, and 22)
23	VFB	-	Internal VCC (VCC, Pin 14)
24	PG	R2	Power Good Indicator (PG, Pin 24)

V_{IN} Under-Voltage Lockout (UVLO) Setting (EN, Pin 1)

Enabled by External Logic High/Low Signal

EN is a digital control pin that turns the regulator on and off. Drive EN above its 0.85V logic threshold to activate the VCC regulator. Once VCC exceeds its under-voltage lockout (UVLO) threshold, VCC begins powering the internal control circuitry, and the integrated EN comparator works. Drive EN above its upper system threshold (1.55V) to enable the converter and initiate soft start. If EN is pulled below the lower system threshold (1.4V), the converter stops switching. The VCC regulator and control circuitry continue working until EN is pulled below its logic threshold (<0.5V).

Since EN has a $1M\Omega$ pull-down resistor, float EN to shut down the chip. EN can be connected to a high-voltage bus (e.g. the PVIN pin) through a pull-up resistor. EN's maximum sink current is about $400\mu\text{A}$, and it is recommended to use a $100k\Omega$ pull-up resistor.

Configurable V_{IN} Under-Voltage Lockout (UVLO) Threshold

The MPQ8875A has an internal, fixed undervoltage lockout (UVLO) threshold. In the normal input range, the rising threshold is about 3.6V, while the falling threshold is about 3.35V. For applications that require a higher UVLO point, place an external resistor divider between the PVIN and EN pins to raise the equivalent UVLO threshold (see Figure 29).




Figure 29: Adjustable UVLO Using EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (12) and Equation (13), respectively:

$$V_{IN_R} = \left(1 + \frac{R_1}{R_2 \parallel 1M\Omega}\right) \times V_{EN_R}$$
 (12)

$$V_{IN_F} = \left(1 + \frac{R_1}{R_2 || 1M\Omega}\right) \times V_{EN_F} - 1.3\mu A \times R_1 (13)$$

Where $V_{EN\ R} = 1.55V$, and $V_{EN\ F} = 1.4V$.

Synchronization Input/Output (SYNC, Pin 2)

The SYNC pin can be configured to synchronized input mode, synchronized output mode, or no response mode by Reg03h, bits[7:6]. If the SYNC pin is not used, float SYNC or pull it down to GND via a resistor (e.g. $100k\Omega$).

If synchronized input mode is enabled, the synchronization clock frequency ranges between 250kHz and 1MHz, and it must be 20% greater than the configured frequency set in the OTP register. The square-wave amplitude should have a peak above 1.4V, and a valley below 0.5V. The width of the synchronization pulse should exceed 200ns.

If synchronized output mode is enabled, the MPQ8875A can output the internal clock with a 0° or 180° phase shift. The output synchronization clock's duty cycle is constant at 50%.

Selecting the Input Capacitors (PVIN, Pins 6, 7, 8, 27, and 34)

The converter has a discontinuous input current when it operates in buck and buck-boost mode, and requires a capacitor to supply AC current to the converter while maintaining the DC input voltage. For the best performance, use low-ESR capacitors. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

It is strongly recommended to use two other, lower-value capacitors (e.g. $0.1\mu\text{F}$) with a small package size (0603) to absorb high-frequency switching noise. Place the small-sized capacitor as close to PVIN and GND as possible. Place two bypass capacitors on pins 6, 8, and 27.

Since C_{IN} absorbs the input switching current, it requires an adequate ripple current rating.



The RMS current in the input capacitor for buck mode and buck-boost mode can be estimated with Equation (14) and Equation (15), respectively:

$$I_{\text{CINRMS_BUCK}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$
 (14)

$$I_{\text{CINRMS_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} \times (\frac{1}{1 - D_{\text{Q3}}} - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(15)

Where D_{Q3} is the Q3 switch duty cycle. D_{Q3} is a fixed value set in register 08h.

The maximum RMS current for buck mode and buck-boost mode can be calculated with Equation (16) and Equation (17), respectively:

$$I_{\text{CINRMS_BUCK_MAX}} = \frac{I_{\text{LOAD}}}{2}$$
 (16)

$$I_{\text{CINRMS_BUCK-BOOST_MAX}} = \frac{I_{\text{LOAD}}}{2 \times \sqrt{1 - D_{Q3}}}$$
 (17)

For simplification, choose an input capacitor with an RMS current rating greater than three fourths of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance for buck mode and buck-boost mode can be estimated with Equation (18) and (19), respectively:

$$\Delta V_{\text{IN_BUCK}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (18)$$

$$\Delta V_{\text{IN_BUCK-BOOST}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - D_{\text{Q3}}\right)\right) \tag{19}$$

Selecting the Output Capacitors (PVOUT, Pins 20, 21, and 22)

The converter has a discontinuous output current in boost and buck-boost mode, and requires a capacitor to supply AC current to the load while maintaining the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. The output capacitor's

characteristics also affect the regulator control system's stability. For the best results, use low-ESR capacitors to keep the output voltage ripple low. It is strongly recommended to use other, lower-value capacitors (e.g. 0.1µF) with a small package size (0603) to absorb high-frequency switching noise. Place the small-sized capacitors as close to the PVOUT and GND pins as possible.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes the majority of the output voltage ripple. For simplification, the output voltage ripple for boost mode and buck-boost mode can be estimated with Equation (20) and Equation (21), respectively:

$$\Delta V_{\text{OUT_BOOST}} = I_{\text{LOAD}} \times \frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}}$$
(20)

$$\Delta V_{\text{OUT_BUCK-BOOST}} = I_{\text{LOAD}} \times \frac{D_{\text{Q3}}}{f_{\text{SW}} \times C_{\text{OUT}}}$$
(21)

Where D_{Q3} is the Q3 switch duty cycle. D_{Q3} is a fixed value set in register 08h.

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. The output ripple for boost mode and buck-boost mode can be estimated with Equation (22) and Equation (23), respectively:

$$\Delta V_{\text{OUT_BOOST}} = I_{\text{LOAD}} \times \left(\frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times R_{\text{ESR}}\right) (22)$$

$$\Delta V_{\text{OUT_BUCK-BOOST}} = I_{\text{LOAD}} \times \left(\frac{D_{\text{Q3}}}{f_{\text{SW}} \times C_{\text{OUT}}} + \frac{1}{1 - D_{\text{Q3}}} \times R_{\text{ESR}}\right) (23)$$

Since C_{OUT} absorbs the output switching current, it requires an adequate ripple current rating. The RMS current in the output capacitor for boost mode and buck-boost mode can be estimated with Equation (24) and Equation (25), respectively:

$$I_{\text{COUTRMS_BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} - 1$$
 (24)

$$I_{\text{COUTRMS_BUCK-BOOST}} = I_{\text{LOAD}} \times \sqrt{\frac{D_{Q3}}{1 - D_{Q3}}}$$
 (25)



Selecting the Inductor (SW1, Pins 9, 28, 29, and 30; SW2, Pins 16, 25, 31, and 32)

Connect an inductor between SW1 and SW2. A $1\mu H$ to $10\mu H$ inductor with a DC current rating at least 25% greater than the maximum inductor current is recommended for most applications. For higher efficiency, choose an inductor with a lower DC resistance. A larger-value inductor results in less ripple current and a lower output ripple voltage; however, they also have a larger physical size, higher series resistance, and lower saturation current.

A good rule to determine the proper inductance value is to make the inductor ripple current approximately 30% of the maximum average inductor current. The inductance values for buck and boost can be calculated with Equation (26) and Equation (27), respectively:

$$L_{\text{BUCK}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times \Delta I_{\text{L}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
 (26)

$$L_{BOOST} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I_{I}}$$
(27)

The inductance value for buck-boost mode when $V_{IN} \ge V_{OUT}$ can be calculated with Equation (28):

$$L_{\text{BUCK-BOOST},V_{\text{IN}} \ge V_{\text{OUT}}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times \Delta I_{\text{I}}} \times (1 - t_{\text{1}} \times f_{\text{SW}}) (28)$$

The inductance value for buck-boost mode when V_{IN} < V_{OUT} can be calculated with Equation (29):

$$L_{\text{BUCK-BOOST},V_{\text{IN}} < V_{\text{OUT}}} = \frac{V_{\text{IN}}}{f_{\text{SW}} \times \Delta I_{\text{L}}} \times t_{3} \times f_{\text{SW}} \quad (29)$$

Where ΔI_L is the peak-to-peak inductor ripple current, t_1 is the MOSFET Q1 turn-on time, and t_3 is the MOSFET Q3 turn-on time.

Choose the largest calculated result from the above equations to use as the inductance value.

The MPQ8875A's internal peak current limit should be considered when selecting the power inductor. Select the inductor for the saturation current (I_{SAT}) with a minimum value that exceeds the peak current limit, so that the inductor is never saturated.

Floating Driver and Bootstrap Charging (BST1, Pin 10; BST2, Pin 15)

The BST1 and BST2 capacitors (C3 and C4) range between 0.1µF and 1µF. A 0.1µF ceramic capacitor with a 0603 package size is recommended for most applications.

Place a resistor in series with the BST capacitor to reduce the SW rising rate and voltage spikes. This enhances EMI performance and reduces voltage stress at a high V_{IN} . A greater resistance is better for switching spike reduction but compromises efficiency. A tradeoff should be made between EMI and efficiency.

I²C Interface (SDA, Pin 11; SCL, Pin 12)

The MPQ8875A works as a slave-only device, which supports up to 400kbs of bidirectional data transfer in fast mode, adding flexibility to the power supply solution. Refer to the I²C Interface section on page 41 for details.

If the I^2C interface is not used, it is recommended to connect these pins to the VCC pin through a resistor (e.g. $100k\Omega$).

Internal VCC (VCC, Pin 14)

The VCC capacitor (C5) should be between 1μF and 10μF. Generally, a 2.2μF or 4.7μF ceramic capacitor is recommended.

Most of the internal circuitry is powered by the internal 5V VCC regulator. This regulator uses V_{IN} as its input and operates across the full V_{IN} range. When V_{IN} exceeds 5V, VCC is in full regulation and supplied by V_{IN} . When V_{IN} is below 5V, but V_{OUT} exceeds 5V, VCC is supplied by V_{OUT} , and regulates to about 4.85V. When both V_{IN} and V_{OUT} are below 5V, the VCC output drops.

Setting the Output Voltage

The MPQ8875A does not require an external resistor divider to set the output voltage. The OTP registers 00h and 01h set the output voltage (see the Register Description section on page 44).

The MPQ8875A's V_{REF} is configured in register 00h, REF[7:0]. The V_{OUT} divider ratio is configured in register 01h, bits FBDR[2:0]. V_{OUT} can be calculated with Equation (30):

$$V_{OUT} = \frac{REF[7:0] \times 10mV}{FBDR[2:0]}$$
 (30)

60



For example, if REF[7:0] is set to 73h and FBDR[2:0] is set to 04h, then $V_{OUT} = 115 \text{ x}$ 10mV / (1/10) = 11.5V.

Setting the Feedback (VFB, Pin 23)

The VFB pin is disconnected from the internal circuit by default. Float VFB if it is not used.

VFB optimizes the converter's transient response. Set register 0Dh, bit[1] to 1, then VFB is connected to the tap of the internal FB resistor divider.

A Type III compensation network is comprised of the internal existing Type II compensation network and an external RC compensation network tied between the PVOUT and VFB pins (see Figure 30). The external RC network value is based on the detailed application and internal Type II compensation set-up.

Even if VFB is enabled and connected to the internal EA, V_{OUT} can only be set by changing the I²C register, and cannot be set by adding an external resistor divider to the VFB pin. This is because the V_{OUT} / V_{FB} divider ratio changes after adding an external resistor divider. The MPQ8875A's converter mode transition, power good (PG), over-voltage protection (OVP), and under-voltage protection (UVP) functions are related to the FB divider ratio. If the ratio is changed externally, the MPQ8875A cannot operate normally.




Figure 30: Control Loop Compensation Network

Power Good Indicator (PG, Pin 24)

The R_{PG} resistance (R2) value is recommended to be about $100k\Omega$.

The PG pin is connected to the open drain of an internal MOSFET. It should also be connected to a voltage source through an external pull-up resistor for power good indication. The PG pin is pulled down to ground during soft start, or if V_{OUT} is not within the allowable window. The PG threshold and hysteresis can be programmed via the I²C interface.

Float PG if it is not used.

GND Connection (PGND1, Pins 3, 4, and 5; AGND, Pin 13; PGND2, Pins 17, 18, 19, 26, and 33)

See the PCB Layout Guidelines section on page 62 for more details.




PCB Layout Guidelines (12)

Efficient PCB layout (especially for input capacitor placement) is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 31 and follow the guidelines below:


- Place symmetric input/output capacitors as close as possible to the PVIN and GND pins.
- 2. Use a large ground plane to connect directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Ensure that the high-current paths (e.g. PGND and PVIN/PVOUT) have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input/output bypass capacitor, as close as possible to the PVIN/PVOUT and PGND pins to minimize high-frequency noise.
- 5. Keep the connection between the input/output capacitor and PVIN/PVOUT as short and wide as possible.
- 6. Place a bypass capacitor close to pins 6 and 8 (PVIN), pin 27 (PVIN), and all PVOUT pins.
- Place the VCC capacitor as close to the VCC and GND pins as possible.
- 8. Route SW and BST away from sensitive analog areas, such as FB.
- 9. Use multiple vias to connect the power planes to the internal layers.

Note:


12) The recommended PCB layout is based on the typical application circuit (see Figure 32 on page 63).




Top Layer



Inner Layer 1



Inner Layer 2



Bottom Layer
Figure 31: Recommended PCB Layout

1/4/2021



TYPICAL APPLICATION CIRCUITS




Figure 32: Vout = 11.5V, fsw = 450kHz




Figure 33: Vout = 11.5V, fsw = 450kHz with External Forward RC Compensation



TYPICAL APPLICATION CIRCUITS (continued)






Figure 34: Vout = 11.5V, fsw = 450kHz, with EMI Filters



PACKAGE INFORMATION


QFN-34 (4mmx5mm) Wettable Flank















NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.



CARRIER INFORMATION



Part Number	Package	Quantity/	Reel	Carrier Tape	Carrier Tape
	Description	Reel	Diameter	Width	Pitch
MPQ8875AGVE-xxxx-Z MPQ8875AGVE-xxxx-AEC1-Z	QFN-34 (4mmx5mm)	5000	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	1/4/2021	Initial Release	-

