

6.5A_{RMS} VBUS I_{SINK} or I_{SOURCE} Load Switch for 48V EPR Systems

Features

- 3V to 55V Operating Voltage Range
- 59V_{DC} Abs. Max. Rating at VBUS and VSYS
- 6.5A_{RMS} Continuous Current Rating
- 25m Ω typ. On-Resistance from VBUS to VSYS
- 55V, 90ns Over-Voltage Protection (OVP)
 - ▶ 4V to 55V External Resistor Programmable
- Transient Voltage Suppression (TVS) at VBUS
 - ▶ 48V_{DC} ±130V Surge Protection (IEC61000-4-5)
 - ▶ ±30kV ESD Contact Discharge (IEC61000-4-2)
 - ▶ ±30kV ESD Air-Gap Discharge (IEC61000-4-2)
- Soft-Start (SS) Limits Inrush Current
- Short-Circuit Protection (SCP) during & after SS
- 21A, 500ns Over-Current Protection (OCP)
- Current-Limit Protection (CLP) in I_{SOURCE} Mode
 - ► Resistor Adjustable from 0.6 to 5.5A
- "Ideal Diode" Reverse-Current Protection (RCP)
 - ▶ V_F = 20mV and 30µs Fast Recovery
 - ▶ Diode Direction aligns per I_{SINK} vs. I_{SOURCE} Mode
- Over-Temperature Protection (OTP)
- 3.3V POK Safe LDO
- VBUS Active Discharge Circuit
- FON Logic Input for Fast Role Swap (FRS)
- A/B/C Suffix Versions for EN1/2 I_{SINK} or I_{SOURCE} Logic
- FLT Output Flag & Hiccup Auto-Retry after Faults
- -40°C to 85°C Operating Temperature Range
- 63-bump WLCSP 4.81 x 3.79mm (0.5mm pitch)

Brief Description

The KTS1800 is a USB VBUS safety management load switch for up to 312W I_{SINK} or 240W I_{SOURCE} in 48V EPR systems. The operating range is 3V to 55V with input/output withstand up to $59V_{DC}$. Ultra-fast overvoltage protection (OVP) is internally set to 55V, but optionally adjusted via external resistors. Low onresistance minimizes heat and voltage droop. Reverse-current protection (RCP) in both sink/source acts as a 20mV "ideal diode" with fast recovery.


Additional safety management includes short-circuit protection (SCP) during and after soft-start, ultra-fast over-current protection (OCP), programmable current-limit protection (CLP), over-temperature protection (OTP), and an integrated transient voltage suppressor (TVS) for IEC industry standard ±30kV ESD and ±130V surge ratings. Safe POK LDO and VBUS active-discharge circuits are also integrated.

The KTS1800 is packaged in advanced, fully "green" compliant, 4.81mm x 3.79mm, 63-bump Wafer-Level Chip-Scale Package (WLCSP).

Applications

- Workstation & Gaming Notebooks/PCs
- Charger-per-Port Systems
- Monitors, Docking Stations, Conferencing Systems
- Tools, E-Bikes, Battery Power Stations, etc.

Typical Application





Ordering Information

Part Number	Marking ¹	EN1/EN2 Options (see Table 1)	Operating Temperature	Package
KTS1800AENAB-TB	UPYWZNAABB	Default Option	-40°C to +85°C	WLCSP-63
KTS1800BENAB-TB ²	UQYWZNAABB	Alternative 1	-40°C to +85°C	WLCSP-63
KTS1800CENAB-TB ²	URYWZNAABB	Alternative 2	-40°C to +85°C	WLCSP-63

Table 1. EN1/EN2 Mode-Control Options

EN1	EN2	KTS1800A	KTS1800B	KTS1800C	
0	0	Switch Off	Switch Off	Isink Mode	
U	U	POK LDO On ³	POK LDO On ³	POK LDO On	
0	1	I _{SINK} Mode	Shutdown	I _{SOURCE} Mode	
U	1	POK LDO On	Silutuowii	POK LDO On	
1	0	Isource Mode	Isink Mode	Switch Off	
1	U	POK LDO On	POK LDO On	POK LDO On ³	
1	1	Shutdown	I _{SOURCE} Mode	Shutdown	
1	1	1 Shutdown		POK LDO On	Shutdown

^{1.} UP, UQ, UR = Device Code, YW = Date Code, ZN = Assembly Code, AABB = Serial Number.


^{2.} Future device; contact an authorized Kinetic Technologies representative for availability.

^{3.} POK LDO On only if VBUS voltage is present and above UVLO.



Pinout Diagram

WLCSP97-63



63-bump 4.810mm x 3.790mm x 0.555mm WLCSP Package, 0.500mm pitch

Top Mark

XX = Device Code YW = Date Code, ZN = Assembly Code AABB = Serial Number

Pin Descriptions

Pin #	Name	Function
A1 to B9	VSYS	Power Switch System-Side Connection – connect to switching regulator output, battery charger input, and/or switching regulator input for systems without rechargeable batteries.
C1 to E9	VBUS	Power Switch VBUS Port-Side Connection – connect to VBUS on USB port.
F1	OVLO	External OVLO Adjustment – connect to GND to use the internally fixed OVP threshold. Connect an external resistive voltage divider from VBUS (or VSYS) to OVLO to GND to set an adjustable OVLO threshold.
F2	FON	Fast Turn-On Logic Input – active-high with internal 1M Ω pull down; enables fast turn-on of I _{SOURCE} mode for USB Fast Role Swap (FRS).
F3	FLT	Fault Logic Output – active-low, open-drain flag indicates any fault condition(s).
F4	DIS	V_{BUS} Active Discharge Input – active-high analog input with internal 1M Ω pull down; connected to gate of internal V_{BUS} active discharge FET.
G1	РОК	Power-OK "Safe LDO" Regulator Output – regulated output voltage when V _{BUS} is present and LDO is enabled via EN1 and EN2. Leave Hi-Z (unconnected) if unused.
G2	ISET	Current Limit Setting – adjusts the I _{SOURCE} mode current limit using a resistor from ISET to GND.
G3	EN2	Enable 2 Logic Input – with EN1, controls operating modes; see Table 1.
G4	EN1	Enable 1 Logic Input – with EN2, controls operating modes; see Table 1.
F5 to F9 G5 to G9	GND	Ground



Absolute Maximum Ratings⁴

Symbol	Description	Value	Units
N/	VBUS to GND (continuous)	-0.3 to 59	V
V _{BUS}	VBUS to GND (during IEC61000-4-5 surge event) ⁵	-5 to 72]
V _{SYS}	VSYS to GND	-0.3 to 59	V
V _{BUS-SYS}	VBUS to VSYS	-59 to 59	V
V _{OVLO}	OVLO to GND	-0.3 to V _{BUS}	V
V _{EN1} , V _{EN2} , V _{ISET} , V _{DIS} , V _{POK} , V _{FON} , V _{FLT}	EN1, EN2, ISET, DIS, POK, FON, FLT to GND	-0.3 to 6	V
	Maximum Switch Current (continuous)	6.5	^
I _{SW}	Peak Switch Current (I _{SINK} mode, 5ms, OCP and Pd limited)	21	A
Tı	Die Junction Operating Temperature Range	-40 to 150	°C
Ts	Storage Temperature Range	-55 to 150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	260	°C

ESD and Surge Ratings⁶

Symbol	Symbol Description		Units
V_{ESD_HBM}	JEDEC JS-001-2017 Human Body Model (all pins)	±2	kV
V _{ESD_CD}	IEC61000-4-2 Contact Discharge (VBUS)	±30	kV
V _{ESD_AGD}	IEC61000-4-2 Air Gap Discharge (VBUS)	±30	kV
	IEC61000-4-5 Surge ($V_{BUS} = 0V_{DC}+Surge$, $C_{VBUS} = 0\mu F$)	±180	V
V_{SURGE}	IEC61000-4-5 Surge (V _{BUS} = 5V _{DC} +Surge, C _{VBUS} = 10μ F, R _{LOAD} = 100Ω)	±230	V
	IEC61000-4-5 Surge ($V_{BUS} = 48V_{DC} + Surge$, $C_{VBUS} = 10\mu F$, $R_{LOAD} = 400\Omega$)	±130	V

Thermal Capabilities⁷

Symbol	Description	Value	Units
ΘJA	Thermal Resistance – Junction to Ambient	36	°C/W
P _D	Maximum Power Dissipation at $T_A \le 25^{\circ}\text{C}$ ($T_J \le 125^{\circ}\text{C}$)	2.78	W
$\Delta P_D/\Delta T$	Derating Factor Above T _A = 25°C	-27.8	mW/°C

^{4.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

^{5.} The internal active TVS FET and main NMOSFET on the VBUS pin can withstand up to +72V peak pulse voltage (duration is less than 100μ s) based on process standard. The internal active TVS can clamp VBUS voltage up to less than 70V during IEC61000-4-5 +190V surge event.

^{6.} ESD and Surge Ratings conform to JEDEC and IEC industry standards. Some pins may actually have higher performance. Surge ratings apply with chip enabled, disabled, or unpowered, unless otherwise noted.

^{7.} Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.



Recommended Operating Conditions⁸

Symbol	Description	Value	Units
V _{BUS} , V _{SYS}	VBUS, VSYS Operating Voltage	3 to 55	V
V _{EN1} , V _{EN2} , V _{DIS} , V _{FON} , V _{OVLO}	EN1, EN2, DIS, FON, OVLO Input Voltage	0 to 5.5	V
$V_{\overline{FLT}}$	Fault Flag Output Pull-Up Voltage	0 to 5.5	V
T _A	Ambient Operating Temperature Range	-40 to 85	°C
Τ _J	Die Junction Operating Temperature Range	-40 to 125	°C
	VBUS External Local Capacitance	1 to 10	μF
C _{VBUS}		100	V
	VCVC Fishermal Conneitance	10 to 2240	μF
Cvsys	VSYS External Capacitance	63 or 100	V

Electrical Characteristics9

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

Supply Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{BUS}	VBUS Supply Operating Voltage Range	I _{SINK} mode	3		55	V
V_{SYS}	VSYS Supply Operating Voltage Range	Isource mode	3		55	V
		V _{BUS} rising threshold, I _{SINK} mode		2.5	2.9	V
V_{UVLO}	Under-Voltage Lockout	V _{SYS} rising threshold, I _{SOURCE} mode		2.75	2.9	V
		Hysteresis, Isink or Isource mode		150	55 55 2.5 2.9 .75 2.9 .50 .50 .50 .610 .610 .610 .630 .640 .640 .650 .640 .650 .640 .650	mV
		V _{BUS} = 5V, I _{SINK} mode		420		
	No-Load Supply Current	V _{BUS} = 48V, I _{SINK} mode		550		μΑ
lα		V _{SYS} = 5V, I _{SOURCE} mode		480		
V _{SYS} = 5V, I _{SOURCE} Mode V _{SYS} = 48V, I _{SOURCE} mode	610					
	No Lood DOK LDO Supply Gurrent	V _{BUS} = 5V, Switch Off, POK On		250		μΑ
I _{Q_POK}	No-Load POK LDO Supply Current	V _{BUS} = 48V, Switch Off, POK On		310		
		V _{BUS} = 5V, shutdown mode		3		
	Short day on Synaphy Synaph	V _{BUS} = 48V, shutdown mode		8		- μA
Ishdn	Shutdown Supply Current	V _{SYS} = 5V, shutdown mode		3		
		V _{SYS} = 48V, shutdown mode		8		
1	Output Supply Current in BCD	V _{BUS} = 0V, V _{SYS} = 5V, I _{SINK} mode		275		
IQ_RCP	Output Supply Current in RCP	V _{SYS} = 0V, V _{BUS} = 5V, I _{SOURCE} mode		250		μΑ

^{8.} The recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Kinetic does not recommend exceeding them or designing to Absolute Maximum Rating.

^{9.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization, and correlation with statistical process controls.



Electrical Characteristics (continued)¹⁰

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

TVS Surge Clamp Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
W	Clause Maulius Valtassa	Positive Working Voltage			59	
V _{TVS_WRK}	Clamp Working Voltage	Negative Working Voltage ¹¹	-0.3			V
	Clause Bussled aver Valtage	I _{IN} = 10mA	63	65	68	V
V _{TVS_CLMP}	Clamp Breakdown Voltage	I _{IN} = -10mA ¹¹	-2	-0.6	-0.3	
M	Clamp Surge Voltage ¹¹	+180V surge ($V_{BUS} = 0V_{DC} + Surge$, $C_{VBUS} = 0\mu F$)		66	70	- V
V _{TVS_SRG}		-180V surge ($V_{BUS} = 0V_{DC} + Surge$, $C_{VBUS} = 0\mu F$)		-1.8	-4	
V _{TVS_SRG}	Clamp Surge Voltage ¹¹	+130V surge (V_{BUS} = 48 V_{DC} +Surge, C_{VBUS} = 10 μ F, R_{LOAD} = 400 Ω)		67	70	V
		-130V surge ($V_{BUS} = 48V_{DC} + Surge$, $C_{VBUS} = 10\mu F$, $R_{LOAD} = 400\Omega$)		-1.6	-4	'

Logic Pin Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V_{IH}	Input Logic High (EN1, EN2, FON)		1.2			V
VIL	Input Logic Low (EN1, EN2, FON)				0.4	V
R _{I_PD}	Input Logic Pull-Down (FON)			1		МΩ
I _{I_LK}	Input Logic Leakage (EN1, EN2)	V _I = 5V	-1		1	μΑ
V _{OL}	Output Logic Low (FLT)	I _{O_SINK} = 1mA		0.01	0.2	V
lo_lk	Output Logic High-Z Leakage (FLT)	V _O = 5V	-1		1	μΑ

V_{BUS} Active Discharge (DIS) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
		V _{DIS} = 3V	0.11	0.22	0.32	kΩ
R _{AD}		$V_{DIS} = 2V$		0.25		
	Active Discharge Resistance (from V _{BUS} =5V to GND)	V _{DIS} = 1.5V		0.4		
		V _{DIS} = 1.4V		0.5		
		$V_{DIS} = 1.2V$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$		1.2	3.0	
V _{IH_DIS}	DIS Input High Voltage	R_{AD} < 3k Ω , T_A = 0°C to +85°C	1.2			V
V_{IL_DIS}	DIS Input Low Voltage ¹¹	R _{AD} is high-Z			0.5	V
R _{DIS_PD}	DIS Internal Pull-Down Resistor			1		ΜΩ
tvbus_dis	V _{BUS} Active Discharge Time ¹²	$V_{BUS} = 5V$, $V_{DIS} = 3V$, $C_{VBUS} = 10\mu F$		6		ms

^{10.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization, and correlation with statistical process controls.

 $^{{\}bf 11.}\ \ Guaranteed\ by\ design,\ characterization\ and\ statistical\ process\ control\ methods;\ not\ production\ tested.$

^{12.} t_{VBUS_DIS} is the time for VBUS to fall from 5V (vSafe5V) to below 0.8V (vSafe0V). The USB specification for tSafe0V is 0ms to 650ms, so in theory, this can discharge up to $1000\mu F$ in case of excessive source bulk capacitance.



Electrical Characteristics (continued)¹³

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

POK Safe LDO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
.,		$V_{BUS} = 5V$, $I_{POK} = 0$ to 100mA, $T_A = +25$ °C	3.0	3.3	3.6	٧
V _{POK}	POK LDO Output Voltage	$V_{BUS} = 48V$, $I_{POK} = 0$ to 10mA, $T_A = +25^{\circ}C^{11}$	3.0	3.3		V
Vuvlo pok	POK Under-Voltage Lockout ¹⁴	V _{BUS} rising threshold, I _{SINK} or I _{SOURCE} or Off+POKon modes		2.7	2.9	V
_	_	Hysteresis		150		mV
I _{LK_POK}	POK-to-GND Leakage Current ¹¹	V _{POK} = 5V, V _{BUS} = 0V, T _A = +25°C		0.01	1	μΑ
I _{POK_VBUS}	POK-to-VBUS Leakage Current at VBUS	$V_{POK} = 5V$, $V_{BUS} = 0V$, dark		-0.001		μΑ

Power Switch Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
	Switch On-Resistance in I_{SINK} mode $T_{\Delta} = +25^{\circ}C$	$V_{BUS} = 5V$, $I_{SYS} = 0.8A^{15}$		28		
		V _{BUS} = 5V, I _{SYS} > 1.2A		25		
D	1A - +25 C	V _{BUS} = 48V, I _{SYS} > 1.2A	15	25	35	0
Ron	Switch On-Resistance in Isource mode $T_A = +25$ °C	$V_{SYS} = 5V$, $I_{BUS} = 0.8A^{15}$		28		mΩ
		V _{SYS} = 5V, I _{BUS} > 1.2A		25		
		V _{SYS} = 48V, I _{BUS} > 1.2A	15	25	35	
I _{BUS_OFF}	Switch Off-Leakage at VBUS ¹¹ (tested in shutdown mode)	$V_{BUS} = 0V$, $V_{SYS} = 3V$ to 55V, dark	-10	-0.001	10	μΑ
Isys_off	Switch Off-Leakage at VSYS ¹¹ (tested in shutdown mode)	$V_{SYS} = 0V$, $V_{BUS} = 3V$ to 55V, dark	-10	-0.001	10	μΑ

^{13.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.

^{14.} POK Safe LDO is enabled when VBUS is above VUVLO_POK, depending upon EN1 and EN2 status, regardless of OVP, OVLO, and OCP.

^{15.} When tested at 1A or less, the RON is limited by the V_{RCP} specification.



Electrical Characteristics (continued)¹⁶

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

Soft-Start (SS) Specifications (see Figure 1)

Symbol	Description	Conditions	Min	Тур	Max	Units
	Turn-On Delay Time ¹⁷	Off-to-enabled, FON = 0 or 1 ¹¹		30	50	
t_{DON}		I _{SINK} -to-I _{SOURCE} , FON = 1		3		μs
		Isource-to-Isink, FON = 1		3		
		Isink or Isource, FON = 0	10	16	25	
t_{DEB}	Soft-Start Debounce Time ¹⁷	I _{SINK} , FON = 1		0		ms
		I _{SOURCE} , FON = 1		0		
		Isink or Isource, FON = 0		1		
V_{SR_SS}	Soft-Start Voltage Ramp Slew-Rate	I_{SINK} , FON = 1, C_{VSYS} = $40\mu F$		50		V/ms
		I_{SOURCE} , FON = 1, C_{VBUS} = 10μ F		80		
t_{R}	Soft-Start Voltage Ramp Time	I _{SINK} , FON = 0, V _{SYS} = 10% to 90%		0.8*V _{BUS}		ms
		I _{SINK} , V _{BUS} = 5V, FON = 0		2		
		I_{SOURCE} , $V_{SYS} = 5V$, $FON = 0$, $I_{CLP} > 2A$		2		
	Soft-Start Current Limit (for SCP)	I _{SOURCE} , V _{SYS} = 5V, FON = 0, I _{CLP} < 2A, V _{BUS} < 1.8V		2		
I _{LIM_SS}		I _{SOURCE} , V _{SYS} = 5V, FON = 0, I _{CLP} < 2A, V _{BUS} > 1.8V		I _{CLP}		А
		I_{SINK} , $V_{BUS} = 48V$, $V_{SYS} = 0V$, $FON = 0$		1		
		I _{SOURCE} , V _{SYS} = 48V, V _{BUS} = 0V, FON = 0, I _{CLP} > 1A		1		
t _{LIM_SS}	Soft-Start Current Limit Done Time ¹⁸	Isink or Isource, FON = 0		2		ms
t_{DOFF}	Turn-Off Delay Time ^{11, 19}		0	2	10	μs

Fault Flag (FLT) Recovery and Hiccup Timer Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{HICCUP}	Fault Condition Hiccup Retry Time ²⁰	after any fault		64		ms
	ter Fault Flag Release Delay after t _{lim ss} F	after t _{LIM_SS} , FON = 0		4		
t _{FLT}		after t _{LIM_SS} , FON = 1		2		ms

^{16.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.

^{17.} $t_{DON} + t_{DEB}$ is time from enabled logic and valid supply voltage until the output voltage begins to rise.

^{18.} t_{ILIM_SS} is time from when the output voltage exceeds the input voltage minus 0.9V until the soft-start current limit ends.

^{19.} t_{DOFF} is time from enable logic until the output voltage begins to fall.

^{20.} Faults include OVP, OTP, OCP, and SCP. After the fault condition has ended, the hiccup timer triggers, followed by the soft-start sequence, and then the FLT flag is released. Other protections that are not classified as faults include RCP and CLP. These non-faults do not trigger the FLT flag and hiccup timer. RCP and CLP have fast recovery without initiating a soft-start. UVLO does trigger the FLT flag and soft-start, but without the hiccup timer.



Electrical Characteristics (continued)²¹

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

Over-Voltage Protection (OVP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
		V _{BUS} rising threshold, I _{SINK} mode	53	55	57	V
V_{OVP}	Internally Fixed Over-Voltage Protection	V _{SYS} rising threshold, I _{SOURCE} mode	53	55	57	
	Protection	Hysteresis		2.3		V
	OVP Response Time ²²	$V_{BUS} > V_{OVP}$, $C_{VSYS} = 0\mu F$, $R_L = 100\Omega$		90		
tovp		$V_{SYS} > V_{OVP}$, $C_{VBUS} = 0 \mu F$, $R_L = 100 \Omega$		90		ns
t _{OVP_REC}	OVP Recovery Time ²³		t _{HICCUP} +t _{DON} +t _{DEB} +t _R			ms
	Externally Adjustable Over-Voltage Lockout	V _{OVLO} enable threshold	76	96	116	mV
Vovlo		V _{OVLO} rising OVP threshold	1.14	1.195	1.25	V
		Hysteresis		25		mV
tovlo	OVLO Response Time ²⁴	$R_L = 100\Omega$, $C_{VSYS} = 0\mu F$		300		ns
tovlo_rec	OVLO Recovery Time		tніссц	thiccup+tdon+tdeb+tr		

Over-Temperature Protection (OTP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
_	IC Junction Over-Temperature	T _J rising threshold		150		°C
T _{OTP} Protection	Hysteresis		20		°C	
totp_rec	OTP Recovery Time		thiccup+tdon+tdeb+tr			ms

Over-Current Protection (OCP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
I _{OCP} OCP Current Threshold after t _{LIM}	OCD Current Threshold often t 25	I _{SINK} mode	15	21		_
	OCP Current Infeshold after thim_ss25	Isource mode	15	21		A
tocp	OCP Response Time ²⁶			500		ns
t _{OCP_REC}	OCP Recovery Time		t _{HICCUP} +t _{DON} +t _{DEB} +t _R			ms

Reverse-Current Protection (RCP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
M	RCP Droop Regulation Voltage	I_{SINK} , $V_{RCP} = V_{BUS} - V_{SYS}$, $I_{SYS} = 100 \text{mA}$	10	20	30	mV
V _{RCP}		I _{SOURCE} , V _{RCP} = V _{SYS} -V _{BUS} , I _{BUS} = 100mA	10	20	30	
trcp_rec	RCP Fast Recovery Time ²⁷			30		μs

^{21.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.

^{22.} t_{OVP} is time from when the input voltage > V_{OVP} until the output voltage stops rising.

^{23.} tovP_REC is time from when the input voltage < VovP until the output voltage reaches 90% of the input voltage.

^{24.} t_{OVLO} is time from when V_{OVLO} rises above its OVP threshold until output voltage stops rising.

^{25.} Guaranteed by ATE test mode.

^{26.} t_{OCP} is time from when the switch current > l_{OCP} until switch turns off.

^{27.} trop_rec is time from when the output voltage falls 140mV below the input voltage until switch turns back on. Before measuring, first raise the output voltage significantly above the input voltage.



Electrical Characteristics (continued)²⁸

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation range of $T_A = -40^{\circ}\text{C}$ to +85°C with $V_{BUS} = 3V$ to 55V or $V_{SYS} = 3V$ to 55V. Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{BUS} = 5V$ or $V_{SYS} = 5V$.

Current-Limit Protection (CLP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
		Isink mode		n/a		
		Isource mode, R _{ISET} = $43.2k\Omega^{11}$	0.5	0.6	0.7	
	Current-Limit Regulation (after t _{LIM_SS})	Isource mode, Riset = 20.0 k Ω	1.10	1.32	1.54] ,
ILIM_CLP		I _{SOURCE} mode, $R_{ISET} = 15.4k\Omega^{11}$	1.5	1.7	1.9	A
		I_{SOURCE} mode, $R_{ISET} = 7.87 k\Omega^{11}$	3.0	3.3	3.6	
		Isource mode, Riset = $4.75k\Omega^{11}$	5.0	5.5	6.0	

Short-Circuit Protection (SCP) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{HSCP_SS}	Hard Short-Circuit Protection SS Voltage (at 3ms into SS ramp)	I _{SINK} mode, V _{SYS} not rising		1.3		.,
		Isource mode, V _{BUS} not rising		1.3		V
	Soft Short-Circuit Protection Voltage (after t _{LIM_SS})	Isink mode, Vsys falling		0.5*V _{BUS}		
V		I _{SINK} mode, low V _{BUS} , V _{SYS} falling		1.8		l
V_{SSCP}		Isource mode, V _{BUS} falling		0.5*V _{SYS}		V
		Isource mode, low Vsys, VBus falling		1.8		
I _{HSCP}	Hard Short-Circuit Protection Current			Госр		Α
tscp_rec	SCP Recovery Time		tніссі	JP+tDON+tD	EB +t R	ms

Timing Diagrams





Figure 1. UVLO, Soft-Start and Turn-Off Timing Diagram


^{28.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.





Typical Characteristics


 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25°C unless otherwise noted.




















Typical Characteristics


 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25°C unless otherwise noted.


















 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25 $^{\circ}$ C unless otherwise noted.


48V Enable/Soft-Start in Isource Mode (Vsys = 48V, RLOAD_VBUS = 100Ω , RLOAD_POK = 300Ω)




48V Enable/Soft-Start in Isink Mode




Heavy Load Enable/Soft-Start in Isource Mode (Vsys = 15V, Cvbus = 10μ F, RLOAD_vbus = 6Ω)




Heavy Load Enable/Soft-Start in Isink Mode (VBUS = 15V, CVSYS = 1000μ F, RLOAD_VSYS = 6Ω)



Over-Load Enable/Auto-Retry in Isource Mode (Vsys = 20V, Cvbus = 10μF, RLOAD_vbus = 6Ω)





Over-Load Enable/Auto-Retry in Isink Mode (VBUS = 20V, CVSYS = 1000μF, RLOAD_VSYS = 6Ω)








 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25°C unless otherwise noted.


















 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25°C unless otherwise noted.


CLP Response with Recovery in Isource Mode (Vsys = 48V, Riset = $10k\Omega$, RLOAD_VBUS = 15Ω pulse)




OCP/SCP Response in ISINK Mode (VBUS = 48V, VSYS = sudden short circuit)




CLP & SCP Response in Isource Mode (Vsys = 48V, Riset = $10k\Omega$, RLOAD_vBUS = 7.5Ω pulse)




SCP & Auto-Retry Response in Isink Mode (VBUS = 48V, VSYS = sudden short circuit)



"Ideal Diode" RCP Response in Isource Mode (Vsys = 5V, Vbus = 9V \rightarrow high-Z \rightarrow 9V, RLOAD_Vbus = 3 Ω)





"Ideal Diode" RCP Response in Isink Mode (VBUS = 5V, VSYS = 9V \rightarrow high-Z \rightarrow 9V, RLOAD_VSYS = 3 Ω)








 C_{VBUS} = 10 μ F, C_{SYS} = 4x 10 μ F, and T_A = +25 $^{\circ}$ C unless otherwise noted.
















Functional Block Diagram




Figure 2. Functional Block Diagram

Functional Description

The KTS1800 is a slew-rate controlled, $25m\Omega$ (typ) low resistance MOSFET bi-directional switch intended to be inserted between a power source and a load to isolate and protect against abnormal voltage and current conditions. Via the enable logic control pins, the operating mode is configured as a dedicated current sink, a dedicated current source, or changed dynamically as a sink or source for dual-role power. Featuring slew-rate controlled soft-start and soft-start current limit to prevent excessive large inrush current, the KTS1800 also features several additional protection functions. These include input under-voltage lockout protection, input over-voltage protection, output short-circuit protection, over-current protection, over-temperature protection, and input transient voltage suppression for $\pm 130V$ surge (even at $48V_{DC}$ bias) and $\pm 30kV$ ESD protections. The KTS1800 switch also acts as a reversible "ideal diode" with $V_F = 20mV$ and $30\mu s$ fast recovery to ensure current flows in only the intended sink or source direction.

Operating from a wide input voltage range of 3V to 55V, the KTS1800 is optimized for USB Type-C Power Delivery (PD) current-sink or current-source applications up to 48V extended power range (EPR) that require essential protection and enhanced system reliability. While in the OFF state, the KTS1800 blocks voltages of up to 59V on the VBUS and VSYS pins and prevents current flow. While in the ON state, the KTS1800 withstands voltages of up to 59V on the VBUS and VSYS pins, passes valid input voltages and current through its switch, and blocks reverse current flow per its sink or source mode. Due to the ideal-diode behavior, two or more KTS1800 parts can be used in parallel to support systems that benefit from "diode-OR" power routing.



EN1 and EN2 Inputs

The KTS1800 has EN1 and EN2 logic inputs which control the Shutdown vs. I_{SINK} vs. I_{SOURCE} modes and the POK LDO on/off status. See Table 1 in the *Ordering Information* section for various EN1/EN2 mode-control options.

Under-Voltage Lockout (UVLO)

When $V_{BUS} < V_{UVLO}$ in I_{SINK} mode or $V_{SYS} < V_{UVLO}$ in I_{SOURCE} mode, the power switch is disabled. Once V_{BUS} or V_{SYS} , respectively, exceeds V_{UVLO} , the power switch is controlled by the enable pins and fault detection circuits.

Soft-Start (SS)

The internal soft-start function allows the KTS1800 to charge a total output capacitance of $1000\mu F$ to 5V without excessive in-rush current. Soft-start controls the output voltage ramp slew-rate at 1V/ms. Use the below formula to calculate the current required to charge a combination of load current and output capacitance:

$$I_{IN SS} = I_{LOAD} + C_{OUT}(1V/ms)$$

Note that in addition to the soft-start voltage ramp, a simultaneous soft-start current limit of 2A prevents excessive heat when entering into an output short-circuit or a large total output capacitance conditions. This current limit turns off 2ms after the output voltage ramp exceeds the input voltage minus 0.9V, regardless of whether the output voltage is following the slew rate or limited by the soft-start current limit. After an additional 2ms delay, the FLT flag releases to indicate a power good condition. See the *Heavy Load Soft-Start Response* in the *Typical Characteristics* section.

Over-Voltage Protection (OVP)

Once enabled, if the input voltage exceeds the V_{OVP} threshold, the power switch is disabled due to an OVP fault. Once the input voltage drops below V_{OVP} (and no other fault is detected and the device is still logically enabled via EN1/EN2), the power switch is re-enabled after the hiccup timer, turn-on delay, soft-start debounce and soft-start ramp time.

The OVLO pin is used to adjust the over-voltage threshold externally. The default internal over-voltage threshold is 55V when the OVLO pin is tied to GND. Biasing the OVLO pin with a resistive voltage divider adjusts the over voltage threshold from 4V to 55V as in the below formula:

$$V_{OVP} = V_{OVLO} \left(1 + \frac{R1}{R2} \right)$$

where V_{OVLO} = 1.195V. Connect R1 from VBUS to OVLO. Connect R2 from OVLO to ground. For dedicated current source applications, it is optional to connect the resistive voltage divider to VBUS or VSYS, depending upon the needs of the application.

Over-Current Protection (OCP)

The KTS1800 includes output over-current protection (OCP) that protects the IC from damage when an excessive over-current or short-circuit event suddenly appears. The OCP threshold is purposely high above the rated current for the KTS1800 such that system load-pulses do not easily trigger OCP. The OCP circuit disables the power switch, so the current becomes zero. After an OCP event (and no other fault is detected and the device is still logically enabled via EN1/EN2), the power switch is re-enabled after the hiccup timer, turn-on delay, soft-start debounce and soft-start ramp time.



Short-Circuit Protection (SCP)

The KTS1800 includes output short-circuit protection (SCP). In virtually all conditions, the KTS1800 remains undamaged during continuous SCP events.

If an SCP event occurs while the KTS1800 is already enabled and working, OCP is the first line of defense and responds very quickly. In this case, the current from the input capacitor through the switch to the output increases very rapidly as soon as the output voltage begins to collapse. The OCP threshold is purposely high above the rated current for the KTS1800 such that system load-pulses do not easily trigger OCP.

In addition, if the output voltage collapses to less than 50% without reaching OCP, such as during a CLP overload or soft short-circuit event, an SCP fault is triggered, causing the switch to open and triggering a hiccup and auto-retry sequence.

In case of auto-retry (after the hiccup timer) or simply starting into a pre-existing SCP condition, the KTS1800 furthermore includes SCP detection during soft-start if the output voltage is not ramping up. SCP checks if the output voltage has risen to more than 1.3V at 3ms into the soft-start ramp. If not, the KTS1800 terminates soft-start, turns off the switch, and will auto-retry after the hiccup timer. The FLT flag remains low until a successful soft-start is completed.

"Ideal Diode" Reverse-Current Protection (RCP)

The KTS1800 offers reverse-current protection regardless of the enable logic level. In shutdown mode, all current flow is blocked. In both I_{SINK} and I_{SOURCE} modes, the RCP acts as a voltage droop regulator. The ideal diode changes orientation along with the I_{SINK} vs. I_{SOURCE} operating mode to ensure that current flows only in the intended direction.

When the voltage on the output is higher than the input voltage minus 20mV, the RCP circuit reduces the MOSFET gate drive to try and maintain the regulated 20mV droop, thereby acting as an "ideal diode" with Vf = 20mV. See Figure 3.

This control method blocks all DC reverse current. During dynamic conditions, the RCP transient loop-bandwidth may allow some reverse current for a short duration until it engages and turns off the switch. However, during recovery, RCP includes a 30µs fast recovery circuit whenever the output falls again below the input voltage. The dynamic performance of RCP is shown in oscilloscope images in the *Typical Characteristics* section. Note that RCP is not defined as a fault condition and has fast recovery without initiating the hiccup and auto-retry sequence.

The RCP circuit makes it possible to connect two or more USB charging ports to a single charger input in a "diode-OR" configuration with autonomous reverse-current blocking. And during Fast Role Swap events, it allows the I_{SOURCE} mode to be enabled even before VBUS falls below 5V, and then RCP fast-recovery catches VBUS quickly to provide uninterrupted power to the load. See the oscilloscope images in the *Typical Characteristics* section.






Figure 3. "Ideal Diode" Reverse-Current Protection V-I Curve

Current-Limit Protection (CLP)

Program the I_{SOURCE} mode current limit using an external resistor, R_{ISET} , connected from the ISET pin to ground. See Figure 4 and the *CLP Specifications* section of the *Electrical Characteristics* table. Calculate the value of R_{ISET} using the following formula:

$$R_{ISET} = \frac{26400}{I_{LIM\ CLP}}$$

Whenever the switch current reaches the programmed current limit, the current-limit regulation loop takes control and reduces the gate drive to limit the switch current. During CLP, the switch acts as a constant current source, and the output voltage reduces depending on the load current. Once the load current reduces below the current limit, the output voltage recovers. Note that CLP is not defined as a fault condition and has fast recovery without initiating the hiccup and auto-retry sequence.

However, if the output voltage collapses to less than 50% of the input voltage during a CLP event, an SCP fault is detected, causing the switch to open and triggering a hiccup and auto-retry sequence. Additionally, during CLP events, power dissipation increases, which may trigger an OTP fault if the die becomes too hot. When the chip temperature cools, the device recovers and turns back on via the hiccup and auto-retry sequence.

For added protection, the current-limit regulation loop includes a modest amount of thermal foldback and $V_{IN} - V_{OUT}$ foldback. Both foldbacks are linear functions (as opposed to stepped). The thermal foldback can be seen in the *Typical Characteristics* section within the oscilloscope image for *Over-Load Enable/Auto-Retry in Isource Mode*. The $V_{IN} - V_{OUT}$ foldback is also depicted in Figure 6 and Figure 7 on the *Soft-Start CLP = 2.0A* curve's reduction to 1.0A when $V_{IN} - V_{OUT} = 55V$. These foldbacks affect both the soft-start current limit and the I_{SOURCE} mode current limit.






Figure 4. Isource Mode Current Limit Protection vs. RISET Resistance

Fast Roles Swap (FRS) via Fast Turn On (FON)

To enable USB power delivery (PD) fast role swap (FRS) mode, set the FON pin to logic 1. With FON = 1, the soft-start debounce time is skipped, and the soft-start ramp slew-rate is increased to 50V/ms typ. (for I_{SOURCE} Mode) and 80V/ms typ. (for I_{SINK} Mode). There are two possible role-swap sequences for Fast Turn On:

- 1. If $V_{OUT} < V_{IN}$, the switch performs a Fast Turn On, and the switch turns on within 150 μ s max. when $V_{IN} = 5V$.
- 2. If $V_{OUT} > V_{IN}$, the switch enters RCP mode and remains OFF. Later, as V_{OUT} falls 20mV below V_{IN} , the RCP naturally recovers. The "ideal diode" fast recovery reduces how far V_{OUT} falls below V_{IN} .

Over-Temperature Protection (OTP)

When device junction temperature exceeds 150°C, the OTP circuit disables the power switch. Once the device junction temperature decreases below 130°C (and no other fault is detected and the device is still logically enabled via EN1/EN2), the power switch is re-enabled after the hiccup timer, turn-on delay, soft-start debounce and soft-start ramp time.

Transient Voltage Suppression (TVS)

The KTS1800 integrates an active clamp transient voltage suppressor (TVS) from VBUS to GND. The integrated TVS circuit and fast OVP switch work as an optimized system to protect the KTS1800 and downstream circuits for IEC surge and ESD events. The TVS protection is always active, whether the KTS1800 is in shutdown, I_{SINK} , I_{SOURCE} , or POK only mode.



FLT Output Flag

The \overline{FLT} pin indicates the fault and soft-start status. The \overline{FLT} open-drain output requires an external pull-up resistor with recommended value in the $10k\Omega$ to $200k\Omega$ range. During fault conditions (UVLO, OVP, OCP, SCP, and OTP) and during soft-start (SS), the \overline{FLT} flag is active low. When there is no fault and after soft-start is finished, the power switch is ON, then the \overline{FLT} flag is high-Z and pulled up via the external resistor to indicate the power is good and there is no fault condition. CLP and RCP events are not defined as faults by the KTS1800, so the \overline{FLT} flag remains high-Z during these events. Note that CLP and RCP also have fast recovery without initiating the hiccup and auto-retry sequence. Also note that during CLP over-load events where the output voltage is drooping significantly, OTP or SCP faults may trigger.

Auto-Retry with Hiccup Timer

For fault conditions that cause the switch to open, the KTS1800 automatically restarts via the hiccup timer and soft-start sequence once the fault is removed. If any fault or the same fault is detected again, the switch opens again, and auto-retry repeats. This continues until the fault is removed (normal operation) or the device is shutdown via EN1 and EN2 or input power is removed (UVLO). Note that CLP and RCP events are not defined as fault conditions and have fast recovery without initiating the auto-retry sequence.

VBUS Active Discharge (DIS)

The KTS1800 includes an active discharge circuit to pull VBUS below to vSafe0V within USB Type-C compliant discharge timing specifications. The pull-down resistance depends upon the DIS pin voltage level. See the DIS Specifications section of the Electrical Characteristics table. As shown in Figure 2, the DIS circuit operation is fully independent of the rest of the IC and does NOT depend upon chip being powered or the EN1/EN2 status.

POK Safe LDO

When VBUS is greater than 2.7V typ, the POK Safe LDO provides an "always on" power source when enabled via the EN1 and EN2 logic inputs (see Table 1), regardless of the OVP, OCP, and SCP fault states. The POK LDO output may be used as either a logic signal or to power downstream components, thereby permitting operation without an installed battery or a dead battery. The POK output is disrupted during OTP (thermal shutdown) and some IEC surge and ESD events. Like most LDOs, the POK output does not sink significant current when its output voltage is held above regulation by another power source, for example, when combining multiple power sources to power a PD controller.

The POK output sources 3.3V at up to 100mA. However, when VBUS is low (between 2.7V and 3.3V), the LDO's output voltage is in dropout and tracks VBUS. Also, at high VBUS voltages, limit the POK load current to avoid high power dissipation (excessive heat) in the KTS1800. The POK Safe LDO power dissipation is calculated as:

$$P_{D_POK} = (V_{BUS} - 3.3V) \times I_{LOAD_POK}$$

As an example, with 48V_{BUS} and 10mA load at POK, the power dissipation is 447mW. The POK power dissipation adds to the power dissipation of the main VBUS-to-VSYS power switch when enabled.



Applications Information

External Component Selection

VBUS Capacitor Cybus

For most applications, connect a $1\mu\text{F}$ to $10\mu\text{F}$ ceramic capacitor as close as possible to the device from VBUS to GND to minimize the effect of parasitic trace inductance. 100V rated capacitors with X5R or better dielectric are recommended. For optimal surge and ESD performance, $10\mu\text{F}$ is preferred.

VSYS Capacitor C_{VSYS}

For most applications, connect from $10\mu\text{F}$ to $1000\mu\text{F}$ total capacitance from VSYS to GND. Typical applications use $30\mu\text{F}$ to $100\mu\text{F}$ as needed for system load-transients. At minimum, connect a $10\mu\text{F}$ ceramic capacitor as close as possible to the device to minimize the effect of parasitic trace inductance. 63V or 100V rated capacitors with X5R or better dielectric are recommended. Lower voltage ratings may be acceptable when using the OVLO pin to set a lower over-voltage protection threshold. For bulk capacitance, add ceramic, polymer or other capacitor technologies in parallel as needed to meet the needs of the application.

Recommended PCB Layout

Good PCB thermal design is required to support heavy load currents. The KTS1800 EVB is designed with similar layout as Figure 5, but it extends the fill area for the VSYS, VBUS, and GND copper planes for increased thermal performance. Due to the number of bumps on VSYS and VBUS, these two planes are especially important for heat dissipation and should not be ignored. Adding back-side and/or buried-layer fill area with thermal vias helps significantly. The WLCSP package has very low Theta-JC, which is ideal when using thermally conductive material laid over the IC, external components, and PCB. With good thermal design, applications up to 7A continuous may be supported.

The PCB layout for the KTS1800 is quite simple. Place the VSYS and VBUS capacitors near the IC. Connect the capacitor ground terminals together and to the GND pins using the top-side copper. Route the control signals on buried layers. With 0.5mm bump pitch, signal traces may be routed between bumps to reach inner bumps. Or route the inner bumps using filled, in-pad vias, as these have become more available even in low-cost PCB manufacturing. As an example, the KTS1800 EVB uses filled, in-pad vias. Depending upon the application's needs, connect any unused control pins (OVLO, FON, EN1, EN2, FLT, and/or DIS) to ground. Even if unused, do not ground the POK Safe LDO output.




Figure 5. Recommended PCB Layout



Safe Operating Area (SOA)

See Figure 6 and Figure 7 for the SOA of the KTS1800. SOA curves are normally associated with discrete MOSFETs (which are sometimes co-package with a controller IC). In these competing systems, precautions are necessary to stay within the SOA area. However, the KTS1800 is a monolithic IC with integrated protection features to *automatically* keep its operation within the SOA area. For example, it includes over-voltage protection (OVP) and over-current protection (OCP) with very fast response times. It also includes over-temperature protection (OTP) that is measured on the same monolithic die as the integrated power MOSFETs. Additionally, soft-start is controlled with a voltage ramp and current limit protection (Soft-Start CLP) to safely soft-start even in systems with very high capacitance at the output. Furthermore, the integrated TVS and back-to-back MOSFET switch are optimized to work together as a system, including their tolerances over temperature and process corners.




Figure 6. Safe Operating Area (SOA) for $T_C = 25^{\circ}C$





Figure 7. Safe Operating Area (SOA) for $T_C = 80^{\circ}C$




Packaging Information

WLCSP97-63 (4.810mm x 3.790mm x 0.555mm)



Recommended Footprint

(NSMD Pad Type)





Singel 3 | B-2550 Kontich | Belgium | Tel.+32(0)3 458 30 33 info@alcom.be | www.alcom.be | www.alcom.be | c t r o n i c s Rivium 1e straat 52 | 2909 LE Capelle aan den Ussel | The Netherlands | A STELIAU TECHNOLOGY COMPANY | Tel.+31(0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.