



## 5A eFuse with Current Limit Control and Reverse Blocking FET Control

## **Features**

- 4.5V to 18V Operating Voltage Range
- 20V Abs. Max. Rating at VIN
- $31m\Omega$  typ. On-Resistance from VIN to OUT
- Adjustable Current Limit Protection (CLP)
   ► 1A to 5A via R<sub>LIM</sub>
- Soft-Start (SS) Limits Inrush Current
- Programmable OUT Slew Rate (dV/dT pin)
- Fast Over-Current Protection (OCP)
- Over-Temperature Protection (OTP)
- Latched-off or Auto-retry Fault Response
- Reverse Current Blocking Support
- EN Enable Logic Input
- -40°C to 85°C Operating Temperature Range
- 10-pin VDFN 3mm x 3mm (0.5mm pitch)

## **Brief Description**


KTS1630 is a low-resistance load switch with adjustable current limit, programmable output slew rate during soft-start, over-current protection, short-circuit protection, and over-temperature protection. It is optimized for applications that require adjustable output ramp rate for power sequencing and also need accurate output current limit for safety, such as eFuse protection in consumer appliances. The KTS1630 uses an external resistor to set the current limit and an external capacitor to set the output ramp rate.

To prevent output capacitors being discharged back to input thru the internal body diode when power source at VIN is removed, an additional MOSFET can be connected to the output back-to-back, with its gate connected to BFET pin.

KTS1630 is packaged in advanced, fully "green" compliant, 3mm x 3mm x 0.85mm, 10-pin VDFN.

## **Applications**

- Smart TV, Solid-State Drive (SSD), Set Top Box
- Industrial 5V/12V Power Rail




# **Typical Application**



# **Ordering Information**

Part Number	Marking <sup>1</sup>	Response to Fault	Operating Temperature	Package
KTS1630AEVAD-TB	TKYWZaaaaaaa	Auto-Retry	-40°C to +85°C	VDFN33-10
KTS1630BEVAD-TB	TLYWZaaaaaaa	Latched-off	-40°C to +85°C	VDFN33-10

## **Pinout Diagram**



VDFN33-10

10-pin 3mm x 3mm x 0.85mm VDFN Package, 0.5mm pitch Top Mark: XX = TK or TL = Device ID, YW = Date Code, Z = Serial Number, aaaaaaa = Assembly Lot Tracking Number

# **Pin Descriptions**

Pin #	Name	Function
3, 4, 5	VIN	Power Switch Input and Device Power Supply.
6, 7, 8	OUT	Power Switch Output.
1	dV/dT	OUT Ramp Rate Setting – Adjust OUT ramp up rate during soft start using a capacitor from dV/dT pin to GND.
10	ILIM	Current Limit Setting – Adjust the current limit using a resistor from ILIM pin to GND.
2	EN	Active High Enable signal for VIN-OUT path. Bias this pin to logic high when it is not used.
9	BFET	External Reverse Blocking FET Control – Connect this pin to the gate of the reverse blocking FET. This pin can be floating (open) when it is not used.
Thermal Pad	GND	Ground. Connect this bottom pad to system ground.

<sup>1.</sup> XX = TK or TL = Device ID, YW = Date Code, Z = Serial Number, aaaaaaa = Assembly Lot Tracking Number.



# Absolute Maximum Ratings<sup>2</sup>

Symbol	Description	Value	Units
N/	VIN to GND	-0.3 to 20	v
V <sub>VIN</sub>	VIN 10ms Transient	22	v
V <sub>OUT</sub>	OUT to GND	-0.3 to 20	V
VBFET	BFET to GND	-0.3 to 30	V
$V_l$ and $V_O$	ILIM, dV/dT to GND	-0.3 to 7	V
V <sub>EN</sub>	EN to GND	20	V
I <sub>VIN-OUT</sub>	Maximum Switch Current (continuous)	6	А
TJ	Operating Temperature Range	-40 to 150	°C
Ts	Storage Temperature Range	-65 to 150	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads, 10 sec)	260	°C

## ESD and Surge Ratings<sup>3</sup>

Symbol	Description	Value	Units
$V_{\text{ESD}_{\text{HBM}}}$	JEDEC JS-001-2017 Human Body Model (all pins)	±2	kV

## **Thermal Capabilities**<sup>4</sup>

Symbol	Description	Value	Units
Θ <sub>JA</sub>	Thermal Resistance – Junction to Ambient	55.7	°C/W
PD	Maximum Power Dissipation at 25°C (T <sub>J</sub> = 125°C)	1.80	W
$\Delta P_D / \Delta T$	Derating Factor Above $T_A = 25^{\circ}C$	-18.0	mW/°C

<sup>2.</sup> Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

<sup>3.</sup> ESD and Surge Ratings conform to JEDEC and IEC industry standards. Some pins may have higher performance. Surge ratings apply with chip enabled, disabled, or unpowered, unless otherwise noted.

<sup>4.</sup> Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.



# **Recommended Operating Conditions**

Symbol	Description	Value	Units
V <sub>VIN</sub>	VIN Supply Voltage	4.5 to 18	V
V <sub>OUT</sub>	OUT Output Voltage	4.5 to 18	V
VBFET	BFET Output Voltage	0 to VIN+6	V
$V_l$ and $V_O$	ILIM, dV/dT Logic Input and Output Voltage	0 to 5.5	V
V <sub>EN</sub>	EN to GND	0 to 18	V
C	Input Capacitance	1 to 10	μF
C <sub>VIN</sub>		35	V
6	Output Constitution	1 to 10	μF
COUT	Cour Output Capacitance	25	V
6	Output Constitution	1 to 1000	nF
C <sub>dV/dT</sub>	Output Capacitance	6.3	V
VILIM	ILIM Input Voltage	0 to 3	V
RLIM	Current Limit Setting Resistance	10 to 162	kΩ
T <sub>A</sub>	Ambient Operating Temperature Range	-40 to 85	°C
T	Die Operating Temperature Range	-40 to 125	°C



# **Electrical Characteristics**<sup>5</sup>

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operating range of  $T_A = -40$ °C to +85°C,  $V_{IN} = 4.5V$  to 18V. Typical values are specified at  $T_A = +25$ °C with  $V_{IN} = 12V$ , EN = 2V,  $R_{LIM} = 100$ k $\Omega$  and  $C_{dVdT} = 0$ pen.

#### **VIN Supply Specifications**

Symbol	Description	Conditions		Min	Тур	Max	Units
V <sub>VIN</sub>	Input Voltage Operating Range			4.5		18	V
V	Linder Veltage Leekeut	V <sub>VIN</sub> rising threshold		4.15	4.3	4.5	V
$V_{UVLO_VIN}$	Under-Voltage Lockout	Hysteresis			215		mV
	No. Lood Supply Current		EN = 2V		350	550	
IQ_VIN	No-Load Supply Current	VOUT = open	EN = GND		90	225	μA

#### **VIN to OUT Switch Specifications**

Symbol	Description	Conditions		Min	Тур	Max	Units
D	Switch On Basistanca	I <sub>OUT</sub> = 1A	T <sub>A</sub> = 25°C		31	37	
R <sub>ON_OUT</sub>	Switch On-Resistance	$V_{VIN} = 5V/12V$	T <sub>J</sub> = 125°C		40	48	mΩ
1	Switch Off Input Current at	$V_{VIN} = 12V, V_{OUT} = 0V$	$V_{VIN} = 12V, V_{OUT} = 0V, EN = GND$		0	1.2	
IOFF_SYSA	OUT	$V_{VIN} = 12V, V_{OUT} = 0.3V, EN = GND$			1.5	12	μA
+	Switch Turn-On Delay Time <sup>6</sup>	$V_{VIN}$ > $V_{UVLO}$ , EN = L $\rightarrow$	Н		100		
t <sub>don_out</sub>	Switch Turn-On Delay Time	EN = H, V <sub>VIN</sub> rising >	VUVLO_VIN		100		μs
+		$V_{VIN} > V_{UVLO}$ , EN = H-	→L		0.4		
t <sub>doff_dly</sub>	Switch Turn-Off Delay Time <sup>7</sup>	$EN = H, V_{VIN}$ falling $\cdot$	< V <sub>UVLO_VIN</sub>		1		μs

#### Fault Recovery Timing Specifications [Auto-Retry Options only]

Symbol	Description	Conditions	Min	Тур	Max	Units
<b>t</b> HICCUP	Hiccup Retry Time after fault <sup>8</sup>	After OCP/OTP is triggered		64		ms

#### **Current Limit Protection (CLP) Specifications**

Symbol	Description	Conditions		Min	Тур	Max	Units
Iclp_out			R <sub>LIM</sub> = 10kΩ		1.02		
			R <sub>LIM</sub> = 45.3kΩ	1.79	2.1	2.42	
	Current Limit Protection <sup>9</sup>	I <sub>A</sub> = 25°C	R <sub>LIM</sub> = 100kΩ	3.3	3.7	4.2	A
			R <sub>LIM</sub> = 150kΩ <sup>10</sup>	4.5	5.1	5.7	
			R <sub>LIM</sub> = Open		0.73		
			R <sub>LIM</sub> = GND		0.84		
VILIM_OPEN	ILIM open resistor detect threshold	V <sub>ILIM</sub> rising, R <sub>LI</sub>	м = Open		3.1		V

<sup>5.</sup> Device is guaranteed to meet performance specifications over the -40°C to +125°C operating temperature range by design, characterization and correlation with statistical process controls.

<sup>6.</sup>  $t_{DON_OUT}$  is time from the specified test condition until  $V_{OUT} = 10\%^*VVIN$ .

<sup>7.</sup>  $t_{DOFF_DLY}$  is time from the specified test condition and  $C_{BFET}$  = OPEN until BFET pin voltage first begin to fall.

<sup>8.</sup> t<sub>HICCUP</sub> is time from protection triggers and restarts until Output voltage = 10%\*Input voltage.

<sup>9.</sup> Min and Max tolerances are designed for  $V_{VIN}$ - $V_{OUT} \le 1V$  only.

<sup>10.</sup> Guaranteed by design and characterization; not production tested.



# **Electrical Characteristics (continued)**<sup>11</sup>

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operating range of  $T_A = -40^{\circ}$ C to +85°C,  $V_{IN} = 4.5V$  to 18V. Typical values are specified at  $T_A = +25^{\circ}$ C with  $V_{IN} = 12V$ , EN = 2V,  $R_{LIM} = 100$ k $\Omega$  and  $C_{dVdT} = 0$ pen.

#### **Over Current Protection (OCP) Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
	Over-Current Protection (OCP) Threshold			1.6 х І <sub>сір оит</sub>		А
t <sub>ocp_out</sub>	OCP Response Time <sup>12</sup>			100		ns

## **Over-Temperature Protection (OTP) Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
	IC Junction Over-Temperature	T <sub>J</sub> rising threshold		150		°C
I OTP	Protection	Hysteresis		20		L

## **Reverse blocking FET Gate Driver (BFET) Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Units
I <sub>BFET</sub>	BFET charging current	$V_{BFET} = V_{OUT}$		2		μΑ
$V_{BFET}$	BFET clamp voltage			V <sub>VIN</sub> + 6.4		V
R <sub>BFET</sub>	BFET discharging resistance	$EN = GND$ , $I_{BFET} = 100mA$	12	19	37	Ω
t <sub>on_bfet</sub>	BFET Turn-On Time <sup>13</sup>	C <sub>BFET</sub> = 1nF		8		ms
	BFET Turn-On Time	C <sub>BFET</sub> = 10nF		60		
t <sub>off_bfet</sub>	BFET Turn-Off Time <sup>14</sup>	C <sub>BFET</sub> = 1nF		0.4		μs
		C <sub>BFET</sub> = 10nF		1.4		

#### Output Ramp Control (dV/dT) Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
I <sub>dV/dT</sub>	dV/dT charging current	$V_{dV/dT} = 0V$		220		nA
R <sub>dV/dT</sub>	dV/dT discharging resistance	EN = GND, I <sub>dV/dT</sub> = 10mA sinking		160		Ω
V <sub>dV/dT</sub>	dV/dT capacitor voltage			5.5		V
G <sub>dV/dT</sub>	dV/dT to OUT Gain			5.0		V/V
+	Output romp time <sup>15</sup>	C <sub>dVdT</sub> = OPEN	0.7	1	1.3	2
t <sub>d∨/d⊤</sub>	Output ramp time <sup>15</sup>	$C_{dVdT} = 1$ nF		12		ms

#### Logic Pin Specifications (EN)

Symbol	Description	Conditions	Min	Тур	Max	Units
N		Rising voltage		1.40	1.46	N/
V <sub>EN</sub>	EN Threshold Voltage	Falling voltage	1.27	1.35		v
I <sub>EN</sub>	EN Input Leakage Current	$0V \le V_{EN} \le 5V$	-0.1		0.1	μΑ

<sup>11.</sup> Device is guaranteed to meet performance specifications over the -40°C to +125°C operating temperature range by design, characterization, and correlation with statistical process controls.

<sup>12.</sup>  $t_{OCP\_OUT}$  is time from  $I_{VIN} >> IOCP\_OUT$  until switch turns off.

<sup>13.</sup>  $t_{ON\_BFET}$  is time from EN=L $\rightarrow$ H and the specified test condition until V<sub>BFET</sub> = V<sub>VIN</sub>.

<sup>14.</sup>  $t_{OFF_BFET}$  is time from EN=H $\rightarrow$ L and the specified test condition until V<sub>BFET</sub> = 10%\*V<sub>VIN</sub>.

<sup>15.</sup>  $t_{dV/dT}$  is time from EN=L $\rightarrow$ H until V<sub>OUT</sub> = 97.5%\*V<sub>VIN</sub>.

T<sub>OCP\_OUT</sub>

IOCP\_OUT

ILOAD

I<sub>OUT</sub>




Page 7 of 15


ILOAD

 $I_{LOAD}$ 



 $I_{\text{CLP}_{\text{OUT}}}$ 





# **Timing Diagrams**


kinetic

technologies

KTS1630



## **Typical Characteristics**



 $V_{IN}$  = 12V, EN = 2V,  $R_{LIM}$  = 100k $\Omega$ , CdVdT = Open,  $C_{IN}$  = 1 $\mu$ F,  $C_{OUT}$  = 1 $\mu$ F, and  $T_A$  = 25°C, unless otherwise specified.







(continued next page)

# **Typical Characteristics (continued)**

 $V_{IN}$  = 12V, EN = 2V,  $R_{LIM}$  = 100k $\Omega$ , CdVdT = Open,  $C_{IN}$  = 1 $\mu$ F,  $C_{OUT}$  = 1 $\mu$ F, and  $T_A$  = 25°C, unless otherwise specified.




**CLP Response** (2.1A Current Limit, Riset = 45.3kΩ)




101115/010


**Short Circuit Response** CIN = 1000μF + 10μF, no COUT




Enable Turn-on, Turn-off Response (No load, Cout =  $10\mu$ F, CdVdT = 1nF)



CLP followed by Thermal Shutdown and Restart (5.1A Current Limit, Riset =  $150k\Omega$ )



## Short Circuit Protection (SCP) Response with Hiccup-Retry





## **Functional Block Diagram**




Figure 3. Functional Block Diagram

## **Functional Description**

The KTS1630 is a low-resistance load switch with adjustable current limit, programmable output slew rate during soft start, over-current protection, short-circuit protection, and over-temperature protection. It is optimized for application that requires adjustable output ramp rate for power sequencing and provides accurate output current limit for safety, such as eFuse protection in consumer appliances. An external resistor connected between ILIM pin and GND allows to set the current limit. An external capacitor connected from dV/dT pin to GND sets the output ramp rate.

To prevent output capacitors from being discharged back to the input thru the internal body diode when VIN power source is removed (or a short to GND fault is applied at VIN), an additional N-channel MOSFET can be connected to the output back-to-back with its gate connected to BFET pin.

## Under-Voltage Lockout (UVLO)

When  $V_{VIN} < V_{UVLO_{VIN}}$ , the power switch is disabled. Once  $V_{VIN}$  exceeds  $V_{UVLO_{VIN}}$ , the power switch is controlled by the EN pin and fault detection circuits.



## **EN Enable Control**

The EN pin is an active-high input, which disables the power switch when EN = Low (GND). When EN is set High, the power switch turns on after the switch turn on delay time. If the switch is expected to turn on whenever  $V_{VIN} > V_{UVLO_VIN}$ , EN input can be biased to  $V_{EN}$  rising threshold by dividing  $V_{VIN}$  or pulled up an external supply by a resistor. The EN pin should not be left floating.

On KTS1630B with Latched-off feature, the EN pin when toggled (from High to Low to High) allows to restart the device after Over-Current or Over-Temperature fault latch.

## **Reverse Blocking FET Control (BFET)**

BFET pin, controlled by either VIN UVLO ( $V_{UVLO_VIN}$ ) or EN pin, can be used to drive the gate of a N-channel MOSFET connected back-to-back in series to OUT, in order to prevent any reverse current to flow from OUT back to VIN when OUT voltage is higher than VIN.

The BFET pin can also be used to drive the gate of a P-channel MOSFET connected from OUT to GND, which helps to fast discharge any capacitance at OUT when the device is disabled. When EN input is higher than the enable rising threshold and VIN voltage is higher than UVLO, BFET pin sources up to  $2\mu$ A to the connected gate channel. When either EN = Low or VIN is less than UVLO, BFET pin is pulled to GND internally via a discharging resistance of  $21\Omega$  typical.

## Table 1. BFET Truth Table

V <sub>EN</sub>	V <sub>VIN</sub>	BFET pin
$> V_{EN_{rising}}$	$> V_{UVLO_{VIN}}$	2µA Current Source
Х	$< V_{UVLO_{VIN}}$	Bull down to CND (210 turn)
$< V_{EN_{rising}}$	Х	Pull-down to GND (21Ω typ.)

## Programmable Output Voltage Ramp (dV/dT)

The output voltage slew rate during startup can be programmed to a specific rate by connecting a capacitor from the dV/dT pin to GND.

The equation below determines the relationship between  $C_{dVdT}$ , VIN voltage and the desired time ( $t_{dV/dT}$ ) to ramp up OUT to 97.5% of VIN when the input current is not limited by CLP:

$$t_{dV/dT}$$
 (s) = 10<sup>6</sup> x V<sub>VIN</sub> x (C<sub>dVdT</sub> + 70pF)

BFET pin has a 70pF capacitor connected internally to GND, so this pin can be floating if the minimum output ramp up time is needed.

## ILIM Current Limit Protection (CLP)

KTS1630 switch current limit is set using an external resistor, R<sub>LIM</sub>, which is connected between the ILIM pin and GND. The following equation shows the relationship between R<sub>LIM</sub> and I<sub>ILIM</sub>:

$$R_{LIM}(\Omega) = (I_{ILIM} - 0.7) / (3 \times 10^{-5})$$

Whenever the switch current reaches the programmed current limit, the current limit regulation loop takes control and reduces the gate drive to limit the switch current. During CLP, the switch acts as a constant current source, and the output voltage reduces depending on the load current. Once the load current reduces below the current limit, the output voltage rises back to  $V_{VIN}$  minus Rdson voltage drop. During CLP event, the die heats up



due to high power dissipation, which can trigger thermal shutdown. When the chip temperature cools, the device recovers and turns back ON after hiccup time and switch turn on time.

## **Over-Current Protection (OCP)**

During a sudden output short-circuit to ground event, the switch current may ramp up very quickly, faster than the bandwidth of the CLP regulation loop. For this reason, KTS1630 includes an additional over-current protection circuit (OCP). If the switch current exceeds I<sub>OCP\_OUT</sub>, OCP turns off the switch very quickly with 100ns (typ) response time. On KTS1630A with Auto-retry, once the fault is removed, the output voltage is restored automatically after hiccup time and the output ramp up time.

## **Over-Temperature Protection (OTP)**

When device junction temperature exceeds 150°C, the OTP circuit disables VIN to OUT switch.

On KTS1630A with Auto-retry, once the device junction temperature decreases below 130°C, and no other fault is detected, the power switch returns to its previous state after hiccup time and switch turn on time.

On KTS1630B with Latched-off, once the device junction temperature decreases below 130°C, and no other fault is detected, the power switch remains off. After the EN input is toggled, the device returns to its previous state after hiccup time and switch turn on time.



## **Recommended PCB Layout**

Optimized trace routing and placement are important to assure KTS1630 protection features. The following guidelines are recommended for best system performance:

- 1. A good thermal printed circuit board design is recommended in order to support 5A fully loaded current. VIN, OUT and GND should have a reasonable size of copper pour, so that it can be used as a thermal dissipating interface. Additional thermal vias can also help to conduct the heat to the other side of PCB, with additional copper plate.
- 2. Place additional vias near the GND pad of the KTS1630, to connect to the ground plane on another layer. The ground plane layer should be referenced back to the system power source ground at one single point to avoid stray current paths through the ground plane.
- 3. Place the input bypass capacitor and output decoupling capacitor the closest to VIN and OUT pins respectively. Connect the ground terminal of the capacitor to the ground plane using multiple vias.
- 4. Place other components, RLIM and CdVdT, as close to ILIM and dV/dT pins respectively with the shortest traces. Minimize distance for the GND side end of these components to the GND pin of the device.





Figure 4. Recommended PCB Layout





# **Packaging Information**

## VDFN33-10 (3.00mm x 3.00mm x 0.85mm)




Dimension				
Dimension	Min.	Тур.	Max.	
А	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
A3	0.	203 RI	ΞF	
b	0.20	0.25	0.30	
D	2.90	3.00	3.10	
D2	2.35	2.40	2.45	
E	2.90	3.00	3.10	
E2	1.60	1.65	1.70	
е	0	.50 BS	С	
К	0.20	-	-	
L	0.35	0.40	0.45	
S1	0	.25 RE	F	
S2	0	.45 RE	F	
Т	2.40 BSC			
U	1.65 BSC			
V	0.35 BSC			
W	0.9 BSC			
Х	2.05 BSC			

Т

Г

## **Recommended Footprint**






# **Packaging Material Information**

kinetic

technologies


#### **Reel Dimensions**



Dimension	mm				
Dimension	Min.	Тур.	Max.		
А	176	178	180		
С	12.8	13.0	13.5		
W1	12.4	12.4	14.4		
W2	_	_	18.4		

DWG-0261.01

#### **Cover Tape Dimensions**



	Dimension	mm			
Dimensions	Dimension	Min.	Тур.	Max.	
	Tape Thickness	0.040	0.050	0.060	
12mm	Tape Width	9.2	I	9.5	


DWG-0259-01

Kinetic Technologies cannot assume responsibility  $f_{\rm i}$  intellectual property or circuit patent licenses are in at any time.



Singel 3 | B-2550 Kontich | Belgium|Tel.+32(0)3 458 30 33 info@alcom.be | www.alcom.be Rivium 1e straat 52 | 2909 LE Capelle aan den Ussel |The Netherlands A STELIAU TECHNOLOGY COMPANY Tel.+31(0)10 288 25 00 | info@alcom.nl | www.alcom.nl

#### **Carrier Tape Dimensions**



Dimension		mm	
Dimension	Min.	Тур.	Max.
A0	3.20	3.30	3.40
BO	3.20	3.30	3.40
КО	1.00	1.10	1.20
PO	3.80	4.00	4.20
P1	7.90	8.00	8.10
P2	1.95	2.00	2.05
D0	1.50	1.50	1.60
D1	1.50	1.50	1.60
E	1.65	1.75	1.85
F	5.45	5.50	5.55
10P0	39.8	40.0	40.2
W	11.90	12.00	12.30
Т	0.25	0.30	0.35
θ	0°	_	5°
θ2	0°	_	5°

43-010X2-306