

## HT32F61630 **Datasheet**

32-Bit Arm® Cortex®-M0+ Li-Battery Protection Microcontroller, up to 32 KB Flash and 2 KB SRAM with 500 ksps ADC, UART, SPI, I<sup>2</sup>C, SCTM, BFTM, LEDC, RTC and WDT



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 info@alcom.be | www.alcom.be Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 info@alcom.be | www.alcom.be Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

Revision: V1.00 Date: April 27, 2023

www.holtek.com



## **Table of Contents**

1	General Description	. 6
2	Features	. 7
	Core	7
	On-Chip Memory	7
	Flash Memory Controller – FMC	7
	Reset Control Unit – RSTCU	7
	Clock Control Unit – CKCU	8
	Power Management Control Unit – PWRCU	8
	Accumulative Cell Voltage Monitor	8
	External Interrupt/Event Controller – EXTI	8
	Analog to Digital Converter – ADC	. 9
	I/O Ports – GPIO	. 9
	Single-Channel Timer – SCTM	. 9
	Basic Function Timer – BFTM	10
	Watchdog Timer – WDT	10
	Real-Time Clock – RTC	10
	Inter-integrated Circuit – I <sup>2</sup> C	10
	Serial Peripheral Interface – SPI	11
	Universal Asynchronous Receiver Transmitter – UART	11
	LED Controller – LEDC	11
	Debug Support	12
	Package and Operation Temperature	12
3	Overview	13
	Device Information	13
	Block Diagram	14
	Memory Map	15
	Clock Structure	17
4	Accumulative Cell Voltage Monitor	18
	I <sup>2</sup> C Serial Interface Functional Description	19
	Accumulative Cell Voltage Monitor Functional Description	24
	Charge Balance Functional Description	25
	Discharge N-type MOSFET Gate-drive Functional Description	26
	Charge N-type MOSFET Gate-drive Functional Description	26
	Sleep Mode Functional Description	27
	Wake up from Sleep Mode Functional Description	27



	Charge NMOS Switch Configuration	20
	Charge NMOS Switch Configuration VIN, VREG, VOUT Capacitors	
	VIN Filter Recommendation	
	VBATn Protection and Balance Resistor Selection	
	Charger and Switch Status Detection	
	Cell Voltage Monitor Scan Frequency	
	Voltage Spike Suppression Method	
	PCB Layout Considerations.  Thermal Considerations.	
5	Pin Assignment	. 36
	Internal Connection Signal Lines	. 41
6	Electrical Characteristics	. 42
	Absolute Maximum Ratings	
	Recommended DC Operating Conditions	
	Recommended Operating Range	
	On-Chip LDO Voltage Regulator Characteristics	
	Power Consumption	
	Reset and Supply Monitor Characteristics	
	External Clock Characteristics	
	Internal Clock Characteristics	
	Memory Characteristics	
	I/O Port Characteristics	
	ADC Characteristics	
	Internal Reference Voltage Characteristics	
	SCTM Characteristics	
	Accumulative Cell Voltage Monitor Electrical Characteristics	
	Accumulative Cell Voltage Monitor I <sup>2</sup> C Interface Electrical Characteristics	
	I <sup>2</sup> C Characteristics	
	SPI Characteristics	
7	Package Information	
	48-pin LQFP-EP (7mm × 7mm) Outline Dimensions	. 58



## **List of Tables**

Table 1. Features and Peripheral List	13
Table 2. Register Map	16
Table 3. Accumulative Cell Voltage Monitor Truth Table	24
Table 4. Balance Switch ON/OFF	26
Table 5. DGN0 Control Logic and Output Status	26
Table 6. DGN1 Control Logic and Output Status	26
Table 7. DCN Control Logic, DGCN and DSCN Output Status	27
Table 8. Enter / Exit Sleep Mode	27
Table 9. VIN Input Resistor R9 Recommended Resistance Values	29
Table 10. VBATn Protection and Balance Resistor Selection	30
Table 11. Pin Assignment	
Table 12. Pin Description	39
Table 13. Internal Connection Signal Lines	41
Table 14. Absolute Maximum Ratings	42
Table 15. Recommended DC Operating Conditions	42
Table 16. Recommended Operating Range	42
Table 17. LDO Characteristics	43
Table 18. Power Consumption Characteristics	43
Table 19. V <sub>DD</sub> Power Reset Characteristics	44
Table 20. LVD / BOD Characteristics	44
Table 21. High Speed External Clock (HSE) Characteristics	45
Table 22. Low Speed External Clock (LSE) Characteristics	45
Table 23. High Speed Internal Clock (HSI) Characteristics	46
Table 24. Low Speed Internal Clock (LSI) Characteristics	46
Table 25. Flash Memory Characteristics	46
Table 26. I/O Port Characteristics	47
Table 27. ADC Characteristics	48
Table 28. Internal Reference Voltage Characteristics	49
Table 29. SCTM Characteristics	49
Table 30. Accumulative Cell Voltage Monitor Electrical Characteristics	50
Table 31. Accumulative Cell Voltage Monitor I <sup>2</sup> C Interface Electrical Charac	teristics53
Table 32. I <sup>2</sup> C Characteristics	54
Table 33 SDI Characteristics	55



## **List of Figures**

Figure 1. Block Diagram	14
Figure 2. Memory Map	15
Figure 3. Clock Structure	17
Figure 4. Accumulative Cell Voltage Monitor Block Diagram	18
Figure 5. Data Validity	19
Figure 6. START and STOP Conditions	19
Figure 7. Byte Format	20
Figure 8. Acknowledge	20
Figure 9. Write Operation Format	21
Figure 10. Read Sequence Format	21
Figure 11. Slave Address Format	21
Figure 12. Accumulative Cell Voltage Monitor Functional Block	24
Figure 13. Charge Balance Functional Circuit Diagram	25
Figure 14. Wake up from Sleep Mode Functional Block Diagram	27
Figure 15. Entering the Sleep Mode and Waked up Reference Timing Diagram	28
Figure 16. Charge NMOS Switch Configuration	28
Figure 17. VIN, VREG, VOUT Capacitors Configuration	
Figure 18. VIN Filter Circuit Diagram	29
Figure 19. Balance Current VS Battery Cell Voltage	30
Figure 20. VBATn Protection and Charge Balance Function Circuit Diagram	31
Figure 21. Charger and Switch Status Detection Circuit Diagram	32
Figure 22. 5 S Battery Monitoring Timing	
Figure 23. 8 S Battery Monitoring Timing	33
Figure 24. Simplified Typical BMS System Discharge Path Diagram	
Figure 25. Maximum Power Dissipation VS Ambient Temperature	35
Figure 26. 48 pin LQFP-EP Pin Assignment	36
Figure 27. ADC Sampling Network Model	48
Figure 28. Accumulative Cell Voltage Monitor I <sup>2</sup> C Interface Timing Diagrams	53
Figure 29. I <sup>2</sup> C Timing Diagram	54
Figure 30. SPI Timing Diagram – SPI Master Mode	56
Figure 31. SPI Timing Diagram – SPI Slave Mode with CPHA = 1	56



# **1** General Description

The Holtek HT32F61630 device is a high performance, low power consumption 32-bit microcontroller based around an Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ processor core. The Cortex<sup>®</sup>-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer and including advanced debug support.

The device operates at a frequency of up to 16 MHz to obtain maximum efficiency. It provides up to 32 KB of embedded Flash memory for code/data storage and 2 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as ADC, I<sup>2</sup>C, UART, SPI, SCTM, BFTM, LEDC, RTC, WDT and SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The device also includes an accumulative cell voltage monitor, a high accuracy voltage regulator, two discharge N-type MOSFET gate-drivers and a charge N-type MOSFET gate-driver which are provided for 3 to 8 cell Li-ion rechargeable battery applications. The accumulative cell voltage monitor is used to monitor an accumulative voltage from 1 to N and output the divide-by-N voltage to the analog multiplexer with a  $\pm 0.5$  % divided ratio accuracy which can then be connected the VOUT pin to the one of the integrated A/D converter channel for measurement. The device can directly drive external power N-type MOSFETs to control charge and discharge by charge and discharge gate-drivers. The integrated battery balance circuitry provides a cell balance current without the need of external transistors.

The above features ensure that the device is suitable for use in a wide range of applications, especially in areas such as handheld instruments, electronically controlled tools, handheld hair dryers, handheld vacuum cleaners and other handheld devices.



Rev. 1.00 6 of 59 April 27, 2023



# **2** Features

#### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 16 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

### **On-Chip Memory**

- Up to 32 KB on-chip Flash memory for instruction/data and options storage
- 2 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor access and debug access share the single external interface to external AHB peripherals. The processor accesses take priority over debug accesses. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the device, including code, SRAM, peripheral and other pre-defined regions.

## Flash Memory Controller - FMC

- 32-bit word programming with In System Programming Interface (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions for the embedded on-chip Flash Memory. The word programming/page erase functions are also provided.

#### Reset Control Unit - RSTCU

- Supply supervisor
  - Power On Reset / Power Down Reset POR / PDR
  - Brown-out Detector BOD
  - Programmable Low Voltage Detector LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by external signals, internal events and the reset generators.



#### Clock Control Unit - CKCU

- External 4 to 16 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 16 MHz RC oscillator trimmed to  $\pm 1$  % accuracy at 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), an HSE clock monitor, clock pre-scalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from the HSI, HSE, LSI or LSE. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

### Power Management Control Unit - PWRCU

- $\blacksquare$   $V_{DD}$  power supply: 2.5 V  $\sim 5.5$  V
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- $\blacksquare$   $V_{DD}$  and  $V_{CORE}$  power domains
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in the device provides many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 mode. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## **Accumulative Cell Voltage Monitor**

- Accumulative Cell Voltage Monitor 8-to-1 Analog Multiplexer with divided ratio accuracy: (1/n ± 0.5 %)
- Cell Charging Balance Switches
- Two Discharge N-type MOSFET Gate-Drivers
- Single Charge N-type MOSFET Gate-Driver
- Sleep Mode with 0.1 μA ultra-low standby current
- Direct High Voltage Wake-up function

## External Interrupt/Event Controller – EXTI

- Up to 8 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 8 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.



## Analog to Digital Converter - ADC

- 12-bit SAR ADC engine
- Up to 500 ksps conversion rate
- Up to 6 external analog input channels

A 12-bit multi-channel Analog to Digital Converter is integrated in the device. There are multiplexed channels, which include up to 6 external analog signal channels and 2 internal channels which can be measured. There are two conversion modes to convert an analog signal to digital data. The A/D conversion can be operated in one shot and continuous conversion mode.

The internal voltage reference generator (VREF) which can provide a stable ADC reference positive voltage (ADCREFP) and the Band gap of VREF is internally connected to the ADC internal input channel. The precise voltage of the  $V_{\text{REF}}$  is individually measured for each part by Holtek during production test.

#### I/O Ports - GPIO

- Up to 22 GPIOs
- Port A, B, C are mapped as 8-line EXTI interrupts
- Almost all I/O pins have configurable output driving current

There are up to 22 General Purpose I/O pins for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## Single-Channel Timer – SCTM

- 16-bit auto-reload up-counter
- One channel for each timer
- 8-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 256 to generate the counter clock frequency
- One input Capture function
- Two compare Match Output
- PWM waveform generation with Edge-aligned counting Mode
- Single Pulse Mode Output

The Single Channel Timer Module, SCTM, consists of one 16-bit up-counter, one 16-bit Capture / Compare Register (CCR), one 16-bit Counter Reload Register (CRR) and several control / status registers. It can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as PWM outputs.



#### **Basic Function Timer - BFTM**

- 16-bit compare match up-counter no I/O control
- One shot mode counter stops counting when compare match occurs
- Repetitive mode counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 16-bit up-counting counter designed to measure time intervals and generate one shots or generate repetitive interrupts. The BFTM can operate in two functional modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

## Watchdog Timer - WDT

- 12-bit down-counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit down-counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter before it reaches a delta value. It means that the counter reload must occur when the Watchdog timer value has a value within a limited window using a specific method. The Watchdog Timer counter can be stopped when the processor is in the debug mode. The register write protection function can be enabled to prevent an unexpected change in the Watchdog Timer configuration.

#### Real-Time Clock - RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, circuitry includes the APB interface, a 24-bit up-counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the  $V_{\text{CORE}}$  power domain. The RTC counter is used as a wakeup timer to generate a system resume or interrupt signal from the MCU power saving mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Supports 7-bit addressing mode and general call addressing
- Supports two 7-bit slave addresses

The I<sup>2</sup>C module is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.



The SDA line which is connected directly to the I<sup>2</sup>C bus is a bidirectional data line between the master and slave devices and is used for data transmission and reception.

### Serial Peripheral Interface - SPI

- Supports both master and slave modes
- Frequency of up to  $(f_{PCLK}/2)$  MHz for the master mode and  $(f_{PCLK}/3)$  MHz for the slave mode
- Programmable data frame length up to 8 bits
- FIFO Depth: 4 levels

The Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in both master and slave modes. The SPI interface uses 4 pins, among which are serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamlined data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence.

### **Universal Asynchronous Receiver Transmitter – UART**

- Asynchronous serial communication operating baud-rate clock frequency up to (f<sub>PCLK</sub>/16) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bits generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

#### **LED Controller – LEDC**

- Supports 8-segment digital displays up to 4
- Supports 8-segment digital displays with common anode or common cathode
- Support frame interrupt
- Three clock sources: LSI, LSE and PCLK
- The LED light on/off times can be controlled using the dead time setting

The LED controller is used to drive 8-segment digital displays. These device can driver 8-segment digital displays up to 4. Users can flexibly configure the pin position and number of the COMs according to the digital displays in the application. In a complete frame period, the enabled COMs will be scanned from the lower to the higher. Taking an example of where four 8-segment LEDs are used and where COM0, COM1, COM2 and COM3 are enabled. Here COM0, COM1, COM2 and the COM3 will be scanned successively in this sequence within a complete frame period. The scanning time of each COM port is equal to 1/4 frame, which is subdivided into the dead time duty and the COM duty. Users can adjust the dead time duty to change the LED brightness.



## **Debug Support**

- Serial Wire Debug Port SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watch points

## **Package and Operation Temperature**

- 48-pin LQFP-EP package
- Operation temperature range: -40 °C to 85 °C

Rev. 1.00 12 of 59 April 27, 2023



# 3 Overview

## **Device Information**

**Table 1. Features and Peripheral List** 

Peri	pherals	HT32F61630	
Main Flash (KB)		31	
Option Bytes Flash (KB)		1	
SRAM (KB)		2	
	SCTM	3	
Timers	BFTM	1	
	WDT	1	
	RTC	1	
	SPI	1	
communication	UART	2	
	I <sup>2</sup> C	1	
EXTI		8	
12-bit ADC		1	
Number of channels		Max.6 Channels	
GPIO		Up to 22	
LEDC		Up to 4 × 8-segment	
CPU frequency	Up to 16 MHz		
Operating voltage	2.5 V ~ 5.5 V		
Operating temperature	-40 °C ~ 85 °C		
Package	48-pin LQFP-EP		

Rev. 1.00 13 of 59 April 27, 2023



## **Block Diagram**




Figure 1. Block Diagram



## **Memory Map**




Figure 2. Memory Map

Rev. 1.00 15 of 59 April 27, 2023



Table 2. Register Map

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	Reserved	
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_3FFF	Reserved	
0x4003_4000	0x4003_4FFF	SCTM0	
0x4003_5000	0x4003_5FFF	SCTM2	
0x4003_6000	0x4004_0FFF	Reserved	ADD
0x4004_1000	0x4004_1FFF	UART1	APB
0x4004_2000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C	
0x4004_9000	0x4005_9FFF	Reserved	
0x4005_A000	0x4005_AFFF	LEDC	
0x4005_B000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4007_3FFF	Reserved	
0x4007_4000	0x4007_4FFF	SCTM1	
0x4007_5000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM	
0x4007_7000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIO A	ALID
0x400B_2000	0x400B_3FFF	GPIO B	AHB
0x400B_4000	0x400B_5FFF	GPIO C	
0x400B_6000	0x400B_7FFF	Reserved	
0x400B_8000	0x400B_9FFF	GPIO F	
0x400B A000	0x400F FFFF	Reserved	



#### **Clock Structure**




Figure 3. Clock Structure



# 4

## **Accumulative Cell Voltage Monitor**

The Accumulative Cell Voltage Monitor is designed to monitor an accumulative voltage from 1 to N and outputs the divide-by-N voltage to the analog multiplexer. Each divided accumulative cell voltage from pin VBATn can be observed sequentially and measured by using the internal A/D converter, which is only required to externally connect the VOUT pin to the one of the internal A/D converter channels.

The Accumulative Cell Voltage Monitor can directly drive the MCU controlled power N-type MOSFETs to control charge and discharge by charge and discharge gate-drivers. The integrated battery balance circuitry provides a cell balance current without the need of external transistors.

An integrated regulator provides a 5 V supply to the MCU with a 50 mA driving current capability and which has  $\pm 1$  % accuracy. The voltage regulator, cell voltage monitor and gate-drivers are shut down with an ultra-low standby current of  $0.1~\mu A$  when the device is in the Sleep mode. When the HVWK pin is triggered by a voltage greater than its threshold, the device will return to the standby state.




Figure 4. Accumulative Cell Voltage Monitor Block Diagram



## I<sup>2</sup>C Serial Interface Functional Description

The Accumulative cell voltage monitor includes an I<sup>2</sup>C serial interface. The I<sup>2</sup>C bus is used for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are open-drain structure and two pull-high resistors are required. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to implement the Wired-AND function. Data transfer is initiated only when the bus is not busy.

#### **Data Validity**

The data on the SDA line must be stable during the clock high period. The high or low state of the data line can only change when the clock signal on the SCL line is low.




Figure 5. Data Validity

#### **START and STOP Conditions**

- A high to low transition on the SDA line while SCL is high defines a START (S).
- A low to high transition on the SDA line while SCL is high defines a STOP (P).
- START and STOP are always generated by the master. The bus is considered to be busy after the START. The bus is considered to be free again a certain time after the STOP.
- The bus remains busy if a Repeated START (Sr) is generated instead of a STOP. In the respect, the START and Repeated START are functionally identical.




Figure 6. START and STOP Conditions



#### **Byte Format**

Every byte placed on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first.




Figure 7. Byte Format

#### **Acknowledge**

- Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level placed on the bus by the receiver, the master generates an extra acknowledge related clock pulse.
- A slave receiver which is addressed must generate an acknowledge (ACK) after the reception of each byte.
- The device that provides an acknowledge must pull down the SDA line during the acknowledge clock pulse so that it remains at a stable low level during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge (NACK) bit on the last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high during the 9<sup>th</sup> pulse so as to not acknowledge. The master will generate a STOP or a Repeated START.




Figure 8. Acknowledge

#### I<sup>2</sup>C Time-out Control

In order to reduce the  $I^2C$  lockup problem due to reception of erroneous clock sources, a time-out function is provided. The  $I^2C$  time-out function starts timing for the specified  $I^2C$  time-out period  $(t_{OUT})$  when receiving START (S) from  $I^2C$  bus. The timer is reset by every falling edge of SCL and gets interrupted when receiving STOP (P). If the next falling edge of SCL or STOP (P) does not appear throughout the  $I^2C$  time-out period  $(t_{OUT})$ , the SDA and SCL are set to their default states at the end of timing and meanwhile the registers remains unchanged. The  $I^2C$  time-out period can be specified to 32 ms or 64 ms by Trim-fuse selection.



#### **Write Operation**

An I<sup>2</sup>C write operation combines a START bit, a Slave address with a Write bit, a Register command byte, a Data byte and a STOP bit.




Figure 9. Write Operation Format

#### **Read Sequence**

The complete read mode consists of two stages. For the 1<sup>st</sup> stage, write the Register Address Byte to the device. For the 2<sup>nd</sup> stage, reads out the Data Byte from the device. The following diagram shows the complete read format.




Figure 10. Read Sequence Format

#### **Slave Address**

- The slave address byte is the first byte received following the START condition from the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines whether a read or write operation is to be performed. When the R/W bit is "1", then a read operation is selected. When the R/W bit is "0", it selects a write operation.
- The slave address of the device is "1011100". When an address byte is sent, the device compares the first seven bits after the START condition. If matched, the device outputs an Acknowledge on the SDA line.



Figure 11. Slave Address Format



#### I<sup>2</sup>C Register Map

The I<sup>2</sup>C register map is listed below.

Address		Acronym	Access Type	Value after POR	Register Description
	00H	REG00	R/W	0000 0000	Sleep and Voltage monitor
	01H	REG01	R/W	0000 0000	Charge balance

#### Sleep and Voltage Monitor Register

Bit	7	6	5	4	3	2	1	0
Name	SLP	EXT_WK	EN_S	Reserved	Reserved	B2	B1	В0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SLP: Sleep mode enable control

0: Stay in normal operation

1: Start Sleep procedure

At the state of EXT\_WK = "1", SLP is reset to "0" and keep the "0" state until EXT\_WK is cleared to "0". The Sleep command from I<sup>2</sup>C master is ignored during the state of EXT\_WK = "1".

Bit 6 **EXT\_WK**: External wake-up event status

0: Denotes that external wake-up event does not exist

- 1: Denotes that external wake-up event exists or is written by MCU
- (1) When the voltage applied on HVWK pin remains higher than V<sub>WKTH</sub> over 10 µs, the EXT\_WK will be set to "1" and the SLP will be reset to "0". The EXT\_WK is cleared to "0" immediately when the voltage applied on HVWK pin is less than 1.5 V.
- (2) The EXT\_WK can be written as "1" by MCU for the purpose of sending a wake-up signal. The EXT\_WK and SLP have to be written as "0" through the I<sup>2</sup>C interface after the EXT\_WK is set to "1" by MCU, otherwise the external wake-up event on HVWK pin cannot be recognized and the follow-up Sleep command will be failed.
- (3) Writing both EXT\_WK and SLP as "1" is not permitted for avoiding unpredictable status.
- (4) Reading EXT\_WK reveals the external wake-up even status of the HVWK pin only.

Bit 5 EN S: Voltage monitor function enable control

- 0: Voltage monitor function is disabled,  $V_{OUT} = 0 \text{ V}$
- 1: Voltage monitor function is enabled,  $V_{OUT} = V_{BATn}/n$

Bit 4~3 Reserved bits

Bit 2~0 **B2~B0**: 8-to-1 analog multiplexer selection bits (MSB: B2, LSB: B0) Control B2~B0 to select which accumulative cell voltage to be output to VOUT.

EN_S	B2	B1	В0	V <sub>OUT</sub> (V)
0	_	_	_	0
1	0	0	0	V <sub>BAT1</sub> × 1/1
1	0	0	1	V <sub>BAT2</sub> × 1/2
1	0	1	0	V <sub>BAT3</sub> × 1/3
1	0	1	1	V <sub>BAT4</sub> × 1/4
1	1	0	0	V <sub>BAT5</sub> × 1/5
1	1	0	1	V <sub>BAT6</sub> × 1/6
1	1	1	0	V <sub>BAT7</sub> × 1/7
1	1	1	1	V <sub>BAT8</sub> × 1/8



#### • Charge Balance Register

Bit	7	6	5	4	3	2	1	0
Name	CB8	CB7	CB6	CB5	CB4	CB3	CB2	CB1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

POR	0	0	0	0	0	0	0	0
Bit 7	0: Bal	nable contro ance switch ance switch	o OFF	arge balanc	e switch be	tween VB	AT8 and VI	ЗАТ7
Bit 6	0: Bal	nable contro ance switch ance switch	o OFF	arge balanc	e switch be	tween VB	AT7 and VI	ЗАТ6
Bit 5	0: Bal	nable contro ance switch ance switch	OFF	arge balanc	e switch be	tween VB	AT6 and VI	3AT5
Bit 4	0: Bal	nable contro ance switch ance switch	o OFF	arge balanc	e switch be	tween VB	AT5 and VI	3AT4
Bit 3	0: Bal	nable contro ance switch ance switch	o OFF	arge balanc	e switch be	tween VB	AT4 and VI	3AT3
Bit 2	0: Bal	nable contro ance switch ance switch	OFF	arge balanc	e switch be	tween VB	AT3 and VI	ЗАТ2
Bit 1	0: Bal	nable contro ance switch ance switch	o OFF	arge balanc	e switch be	tween VB	AT2 and VI	3AT1
Bit 0	0: Bal	nable contro ance switch ance switch	OFF	arge balanc	e switch be	tween VBA	AT1 and GN	1D



## **Accumulative Cell Voltage Monitor Functional Description**

The accumulative cell voltage monitor consists of high voltage switches, voltage dividers and an 8-to-1 analog multiplexer as shown in the following diagram. The high voltage switches are implemented using an anti-reverse current topology which provides isolation between the output voltage and the unselected VBATn.

EN\_S, B2, B1 and B0 are four control bits from  $I^2C$  interface and are used to control the P-type MOSFET S1 ~ S8 only if EN\_S = "1". The control truth table is shown below. This produces an accumulative cell voltage,  $V_{BATn}$ , divided by "n" on VOUT. This accurate  $\pm 0.5\%$  voltage divided ratio is designed to minimize any mismatch errors.

Table 3	<b>Accumulative</b>	Call	Voltage	Monitor	Truth	Table
Table 3.	Accumulative	Cell	voitage	MICHILLOI	Huu	Iable

EN_S	B2	B1	В0	S8	S7	S6	S5	S4	S3	S2	S1	V <sub>OUT</sub> (V)
0	X	X	Χ	1	1	1	1	1	1	1	1	0
1	0	0	0	1	1	1	1	1	1	1	0	V <sub>BAT1</sub> × 1/1
1	0	0	1	1	1	1	1	1	1	0	1	V <sub>BAT2</sub> × 1/2
1	0	1	0	1	1	1	1	1	0	1	1	V <sub>BAT3</sub> × 1/3
1	0	1	1	1	1	1	1	0	1	1	1	V <sub>BAT4</sub> × 1/4
1	1	0	0	1	1	1	0	1	1	1	1	V <sub>BAT5</sub> × 1/5
1	1	0	1	1	1	0	1	1	1	1	1	V <sub>BAT6</sub> × 1/6
1	1	1	0	1	0	1	1	1	1	1	1	V <sub>BAT7</sub> × 1/7
1	1	1	1	0	1	1	1	1	1	1	1	V <sub>BAT8</sub> × 1/8




Figure 12. Accumulative Cell Voltage Monitor Functional Block



### **Charge Balance Functional Description**

Multiple channels of charge balance switch can be turned on by MCU via  $I^2C$  interface. The register address of charge balance function is 01H, and the Bit  $7 \sim Bit\ 0$  of Data byte correspond to the charge balance switch of each channel from CB8 to CB1, respectively. More than one switch can be turned on at the same time, but side-by-side cell balancing switches are recommended not to be turned on simultaneously to ensure equal balance current between each channel. After receiving a turn on command, the charge balance switch remains turned on until it is turned off by a "0" data or getting a command of SLP bit = "1". The typical charge balance current is  $10\ mA$  when the battery cell voltage is  $4.2\ V$  and the external series resistance is  $100\ \Omega$ , and the balance current can be adjusted by series resistors  $R1 \sim R8$ . Note that for the reason of keeping voltage monitor accuracy, do not proceed voltage monitor while charge balance is activated.




Figure 13. Charge Balance Functional Circuit Diagram



Table 4. Balance Switch ON/OFF

CB1	CB2	СВЗ	CB4	CB5	CB6	CB7	CB8	Balance Switch ON/OFF
1	0	0	0	0	0	0	0	SW1 ON, others OFF
0	1	0	0	0	0	0	0	SW2 ON, others OFF
0	0	1	0	0	0	0	0	SW3 ON, others OFF
0	0	0	1	0	0	0	0	SW4 ON, others OFF
0	0	0	0	1	0	0	0	SW5 ON, others OFF
0	0	0	0	0	1	0	0	SW6 ON, others OFF
0	0	0	0	0	0	1	0	SW7 ON, others OFF
0	0	0	0	0	0	0	1	SW8 ON, others OFF

Note: More than one switch can be turned on in the same time.

### Discharge N-type MOSFET Gate-drive Functional Description

Two discharge NMOS gate-drivers DGN0 and DGN1 are fabricated in the Accumulative Cell Voltage Monitor as discharge switch controllers. The output voltage of DGN0 and DGN1 are both clamped at 12 V. A 430 k $\Omega$  pull-down resistor is integrated in the discharge gate control input pins DN0 and DN1. The gate-driver capability of DGN0 is better than that of DGN1, therefore it is recommended to apply DGN0 on primary loading path and DGN1 on secondary loading path. While operating in the Standby or Sleep mode, the DGN0 and DGN1 are pulled down by 5  $\Omega$  and 8.5  $\Omega$  respectively. The control logic and output status of DGN0 and DGN1 in each state are listed in the following table.

Table 5. DGN0 Control Logic and Output Status

SLP	DN0	V(DGN0, GND)	Note
0	Floating	0	Pulled low to CND by 5.0
0	0	0	Pulled low to GND by 5 Ω.
0	1	Vz	Normal operation.
1	Floating	0	Dullad law to CND by 5 O
1	0	0	Pulled low to GND by 5 $\Omega$ .

Table 6. DGN1 Control Logic and Output Status

SLP	DN1	V(DGN1, GND)	Note
0	Floating	0	Pulled low to GND by 8.5 Ω.
0	0	0	Pulled low to GND by 6.5 tz.
0	1	Vz	Normal operation.
1	Floating	0	Dullad law to CND by 9.5.0
1	0	0	Pulled low to GND by 8.5 Ω.

## **Charge N-type MOSFET Gate-drive Functional Description**

A charge NMOS gate-drive DGCN is provided as a charge switch controller. A charge pump circuit is fabricated to provide 12 V between the gate and source node of charge NMOS. A 430 k $\Omega$  pull-down resistor is integrated in the control input pin DCN. The control logic of DCN and output status of DGCN and DSCN in each state are listed in the following table.



Table 7. DCN Control Logic, DGCN and DSCN Output Status

SLP	DCN	V(DGCN, DSCN)	Note		
0	Floating	0	DGCN and DSCN pulled low to GND by 50 $\Omega$ respectively DGCN pulled low to DSCN by 90 $\Omega$ .		
0	0	0			
0	1	Vz	Normal operation.		
1	Floating	0	DGCN and DSCN pulled low to GND by 830 $\Omega$ respectively.		
1	0	0	DGCN pulled low to DSCN by 1.65 kΩ.		

### **Sleep Mode Functional Description**

It is important not to confuse this Sleep mode with the Sleep mode, which is described in the "Power Management – PWRCU" section of this datasheet.

EXT\_WK represents the external wake-up event status. EXT\_WK = "0" means that high voltage applied on the HVWK pin is not detected, on the contrary EXT\_WK = "1" denotes that wake-up event is happening such as charger connecting or power switch on. When receiving a sleep command from  $I^2C$  master at EXT\_WK = "0", the SLP bit is set to "1" and the Accumulative Cell Voltage Monitor enters the Sleep mode. During the Sleep mode, all outputs are shut down and the capacitor of VREG is discharged through internal discharge resistor. The pre-regulator and high voltage wake-up circuit are the only blocks that are still working in the Sleep mode and operate with an ultra-low standby current of 0.1  $\mu$ A (typical).

When EXT\_WK = "1", the SLP will be cleared to "0" and the sleep command from I<sup>2</sup>C master will be abandoned until EXT WK is cleared to "0".

Table 8. Enter / Exit Sleep Mode

EXT_WK Status	SLP Status
0	According to I <sup>2</sup> C master command or POR default.
1	0

## Wake up from Sleep Mode Functional Description

The HVWK pin can be used for detecting charger plugged-in, switch turned on, or load connected events. When the Accumulative Cell Voltage Monitor is under the Sleep mode, if the HVWK pin is triggered by a pulse with requiring at least 5.5 V voltage and 1ms width, the output of VREG will resume and the whole Accumulative Cell Voltage Monitor is ready for normal operation. The reference timing diagram of entering the Sleep mode and waked up is listed below.




Figure 14. Wake up from Sleep Mode Functional Block Diagram






Figure 15. Entering the Sleep Mode and Waked up Reference Timing Diagram

## **Charge NMOS Switch Configuration**

Due to the internal pull down MOS switch between DSCN and GND, the recommended Charge NMOS switch configuration is back-to-back or single NMOS in series with a diode in order to avoid the DSCN pin draining current from battery.




Figure 16. Charge NMOS Switch Configuration



### VIN, VREG, VOUT Capacitors

The VIN input capacitor C1 and VREG output capacitor C2 are 4.7 µF for better input noise filtering and output load transient behavior. A recommended 2.2 nF noise filtering capacitor should be connected between VOUT and GND terminals. Note that higher noise capacitance value of C3 will lower the acceptable scan frequency.



Figure 17. VIN, VREG, VOUT Capacitors Configuration

#### **VIN Filter Recommendation**

The input capacitor C1 for VIN is used for lowering the input voltage ripple while the battery is supplying a highly inductive load in PWM mode. The recommanded value of VIN input capacitor C1 is 4.7  $\mu$ F. The input resistor R9 of VIN is able to reduce the inrush current during battery assembly, and also it shares the heat on chip while VREG outputs a large current in normal operation mode. The recommanded value for VIN input resistor R9 differs from different battery cell number applications. The recommended resistance values of VIN input resistor R9 with different battery cell numbers and the corresponding VREG maximum output current are listed in the following table.

Table 9. VIN Input Resistor R9 Recommended Resistance Values

Battery Cell Number	VIN Recommended Resistor (R9)	VREG Maximum Output Current
3 S	15 Ω	50 mA
4 S	43 Ω	50 mA
5 S	110 Ω	40 mA
6 S	220 Ω	35 mA
7 S	330 Ω	30 mA
8 S	430 Ω	30 mA



Figure 18. VIN Filter Circuit Diagram



It is necessary to select an appropriate package for VIN filter resistor (R9) in order to prevent it being damaged from overheated. The maximum power on R9 is easily calculated by:

$$P_{R9,MAX} = (I_{REG})^2 \times R9$$

where I<sub>REG</sub> is the maximum VREG output current, R9 is the resistance value of VIN filter resistor (R9).

It is recommended to choose the resistor package that its maximum rated power is greater than twice the  $P_{R9,MAX}$ .

#### **VBATn Protection and Balance Resistor Selection**

The VBATn series resistors R1~R8 not only suppress inrush and noise spikes applied to I/O pins, they affect charge balance current as well. Larger resistance of R1 ~ R8 provide better protection to VBATn and other I/O pins, but they lower the charge balance current instead. The charge balance current of each channel is configured by internal balance resistance and external series resistors. Because the balance current of Cell 1 flows out through the GND pin, the balance current of Cell 1 is greater than that of other cells. Considering inrush spike protection to I/O pins and noise reduction of voltage monitor, the recommended typical values of resistor R1 ~ R8 are 100  $\Omega$ , and the charge balancing current is 11mA while the voltage of battery cell is 4.2 V. If larger balancing current is needed, the recommended minimum values of the R1 ~ R8 resistors are 30  $\Omega$  which provide 25 mA while the voltage of battery cell is 4.2 V. To ensure the internal balance circuit works properly, the minimum battery cell voltage to start the balance function is 3 V. The recommended VBATn series resistances and their related charge balancing current are listed in the following table.

Table 10. VBATn Protection and Balance Resistor Selection

Resistance of R1 ~ R8	Typical Balancing Current (@ V <sub>Bn</sub> = 4.2 V)	Note
30 Ω	25 mA	Minimum value of resistors R1 ~ R8
51 Ω	18 mA	_
100 Ω	11 mA	_
150 Ω	8.4 mA	_




Figure 19. Balance Current VS Battery Cell Voltage






Figure 20. VBATn Protection and Charge Balance Function Circuit Diagram

## **Charger and Switch Status Detection**

The High-voltage wake-up (HVWK) function is capable of detecting charger plugged in or load switched on. The recommended HVWK external circuit is listed below. When a charger is plugged in or load switch is on, the voltage of HVWK is triggered to be larger than  $V_{WKTH}$  and set EXT\_WK bit as "1". After the charger or switch is removed or turned off, the EXT\_WK bit is reset to "0". An MCU can acquire the charger or switch status by reading the EXT\_WK bit through the  $I^2C$  interface. Therefore, by the means of reading the EXT\_WK bit status, additional charger or switch detection circuit for MCU are not necessary. The circuit below is a typical application for high-voltage wake-up function, charger plugged-in detection and charger voltage detection.






Figure 21. Charger and Switch Status Detection Circuit Diagram

### **Cell Voltage Monitor Scan Frequency**

The VOUT pin can output the accumulative cell voltage and be connected to one of the internal A/D converter channels for monitoring battery voltage status. The timing diagrams of cell voltage monitor scanning for 5S and 8S applications are shown below. The VOUT pin starts to charge the VOUT capacitor from 0V to the selected cell voltage while the EN\_S is set to "1". In order to ensure MCU A/D conversion accuracy, the A/D conversion procedure has to wait before the VOUT capacitor is fully charged. The suggested minimum waiting time is 5ms after the EN\_S is set to "1" or cell voltage monitor channel switched. It is recommended that the maximum scan frequency for accumulative cell voltage monitoring is less than 100 Hz and that EN S = "0" when the voltage scanning procedure has finished for power saving purposes.




Figure 22. 5 S Battery Monitoring Timing






Figure 23. 8 S Battery Monitoring Timing

### **Voltage Spike Suppression Method**




Figure 24. Simplified Typical BMS System Discharge Path Diagram

Most battery-management systems would monitor charge and discharge current to prevent overcurrent damage. Due to the parasitic inductance on conducting wires and PCB layout connections, large voltage spike may occurs while the MOS rapidly shuts down the charge or discharge current, and this spike may damage the device VBATn or VIN pins. Any voltage spike on the VBATn and VIN pins should not over the limitation in Absolute Maximum Ratings, which is 48 V. Four recommended measures listed below would help to reduce the voltage spike.



- 1. Make the external conducting wire and PCB layout connections as short as possible where large charge or discharge current flows.
- 2. Adjust the slew rate of MOS switch with the gate resistor R<sub>G</sub>. Turn off the MOS with slower slew rate for lower voltage spike, and the tradeoff is a slower protection response time.
- 3. Add a capacitor ( $C_{DS}$ ) between drain and source node of the MOS switch as shown above. The recommended capacitance is  $0.1\mu F$  to  $0.22~\mu F$ .
- 4. Add a Zener diode between the highest voltage potential node of battery cells and GND.

## **PCB Layout Considerations**

The following component placement and layout guidelines are suggested for the sake of noise reduction and voltage spike suppression.

- 1. The VIN filter capacitor must be close to VIN pin.
- 2. The VREG regulation and noise filter capacitor must be close to VREG pin.
- 3. The tracks where large current would flow through should be wide and short to suppress the voltage spike at the time when external NMOS switch change its ON/OFF state.
- 4. Minimize VBAT1 ~ VBAT8 signal trace length to reduce parasitic inductance and capacitance and improve measure accuracy.

#### **Thermal Considerations**

The maximum power dissipation depends upon the thermal resistance of the IC package, PCB layout, rate of surrounding airflow and difference between the junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA} (W)$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the junction-to-ambient thermal resistance of IC package.

For maximum operating rating conditions, the maximum junction temperature is 125 °C. However, it is recommended that the maximum junction temperature does not exceed 125 °C during normal operation to maintain high reliability. The de-rating curve of the maximum power dissipation is show below:

$$P_{D(MAX)} = (125 \, {}^{\circ}\text{C} - 25 \, {}^{\circ}\text{C}) \, / \, (50 \, {}^{\circ}\text{C/W}) = 2 \, \text{W}$$

For a fixed  $T_{J(MAX)}$  of 125 °C, the maximum power dissipation depends upon the operating ambient temperature and the package's thermal resistance,  $\theta_{JA}$ . The de-rating curve below shows the effect of rising ambient temperature on the maximum recommended power dissipation.






Figure 25. Maximum Power Dissipation VS Ambient Temperature



# **5** Pin Assignment




Figure 26. 48 pin LQFP-EP Pin Assignment



**Table 11. Pin Assignment** 

			Alte	ernate Fund	tion Mapping	7		
Package	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
48 LQFP-EP	System Default	System Other	ADC	LEDC	SCTM	SPI	UART	I2C
9	PA0	VBG	ADC_IN2	LED_SEG0	SCTM1_CH0	SPI_SCK		I2C_SCL
10	PA1		ADC_IN3	LED_SEG1	SCTM1_CH1	SPI_MOSI		I2C_SDA
11	PA2		ADC_IN4	LED_SEG2		SPI_MISO	UR0_TX	
12	PA3		ADC_IN5	LED_SEG3		SPI_SEL	UR0_RX	
13	CLDO							
14	VDD							
15, EP <sup>(Note)</sup>	VSS							
16	nRST							
17	PB9	PB9 / WAKEUP1			SCTM0_CH0			
18	X32KIN	PB10		LED_SEG4	SCTM1_CH1	SPI_SEL	UR1_TX	
19	X32KOUT	PB11		LED_SEG5	SCTM1_CH0	SPI_SCK	UR1_RX	
20	RTCOUT	PB12 / WAKEUP0			SCTM0_CH1	SPI_MISO		
21	XTALIN	PB13		LED_SEG6	SCTM2_CH0		UR0_TX	I2C_SCL
22	XTALOUT	PB14		LED_SEG7	SCTM2_CH1		UR0_RX	I2C_SDA
23	PB15					SPI_SEL		I2C_SCL
24	PC0			LED_OM0	SCTM1_CH1	SPI_SCK		I2C_SDA
25	PA8			LED_OM1	SCTM2_CH1		UR0_TX	
26	PA9_BOOT	CKOUT			SCTM1_CH0	SPI_MOSI		
27	PA10			LED_OM2	SCTM0_CH0	SPI_MOSI	UR0_RX	
28	PA11			LED_OM3	SCTM0_CH1	SPI_MISO		
29	SWCLK	PA12						
30	SWDIO	PA13						
31	PB0			LED_SEG0	SCTM2_CH0	SPI_MOSI	UR0_TX	I2C_SCL
32	PB1			LED_SEG1	SCTM2_CH1	SPI_MISO	UR0_RX	I2C_SDA
33	VBAT1							
34	VBAT2							
35	VBAT3							
36	VBAT4							
37	VBAT5							
38	VBAT6							
39	VBAT7						<b>(</b>	
40	VBAT8							
41	HVWK						0	
42	DSCN						V	
43	DGCN							
44	GND							



			Δlta	ernate Func	tion Mapping			
Package	4.50	A = 4				<u></u>	450	A ===
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
48 LQFP-EP	System Default	System Other	ADC	LEDC	SCTM	SPI	UART	I2C
45	DGN1							
46	C1							
47	C2							
48	DGN0							
1	VIN							
2	NC							
3	VOUT							
4	VREG							
5	PB7		ADC_IN0	LED_SEG4	SCTM0_CH0	SPI_MISO	UR0_TX	I2C_SCL
6	PB8		ADC_IN1	LED_SEG5	SCTM0_CH1	SPI_SEL	UR0_RX	I2C_SDA
7	ADVREFP							
8	VSSA							

Note: The EP VSS is internally connected to the VSS of pin number 15 and externally connected to the GND pin. The EP means the Exposed Pad of the LQFP-EP package.



**Table 12. Pin Description** 

Pin				_	Description
Number	Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	2000.
48 LQFP-EP	Ivallie		Structure	Dilving	Default Function (AF0)
9	PA0	AI/O	5V	4/8/12/16 mA	PA0
10	PA1	AI/O	5V	4/8/12/16 mA	PA1
11	PA2	AI/O	5V	4/8/12/16 mA	PA2, this pin provides a UART_TX function in the Boot loader mode.
12	PA3	AI/O	5V	4/8/12/16 mA	PA3, this pin provides a UART_RX function in the Boot loader mode.
13	CLDO	Р	_	_	Core power LDO output It must be connected a 2.2 $\mu F$ capacitor as close as possible between this pin and VSS.
14	VDD	Р	_	_	Voltage for digital I/O
15, EP	VSS	Р	_	_	Ground reference for digital I/O
16	nRST <sup>(3)</sup>	I	5V_PU	_	External reset pin
17	PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB9
18	PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KIN
19	PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KOUT
20	PB12 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	RTCOUT
21	PB13	AI/O	5V	4/8/12/16 mA	XTALIN
22	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT
23	PB15	I/O	5V	4/8/12/16 mA	PB15
24	PC0	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PC0
25	PA8	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PA8
26	PA9	I/O (V <sub>DD</sub> )	5V_PU	4/8/12/16 mA	PA9_BOOT
27	PA10	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PA10
28	PA11	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PA11
29	PA12	I/O (V <sub>DD</sub> )	5V_PU	4/8/12/16 mA	SWCLK
30	PA13	I/O (V <sub>DD</sub> )	5V_PU	4/8/12/16 mA	SWDIO
31	PB0	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB0
32	PB1	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB1



Pin Number 48	Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description
LQFP-EP					Default Function (AF0)
33	VBAT1	Al	_	_	Battery cell 1 positive terminal and battery cell 2 negative terminal
34	VBAT2	Al	_	_	Battery cell 2 positive terminal and battery cell 3 negative terminal
35	VBAT3	Al	_	_	Battery cell 3 positive terminal and battery cell 4 negative terminal
36	VBAT4	Al	_	_	Battery cell 4 positive terminal and battery cell 5 negative terminal
37	VBAT5	Al	_	_	Battery cell 5 positive terminal and battery cell 6 negative terminal
38	VBAT6	Al	_	_	Battery cell 6 positive terminal and battery cell 7 negative terminal
39	VBAT7	Al	_	_	Battery cell 7 positive terminal and battery cell 8 negative terminal
40	VBAT8	Al	_	_	Battery cell 8 positive terminal
41	HVWK	Al	_	_	High voltage wake-up function sense and trigger pin
42	DSCN	AO	_	_	Charge pump reference voltage input. Connect to charge N-type MOSFET source pin
43	DGCN	AO	_	_	Gate-driver output for driving charge N-type MOSFET with 12 V clamped from DGCN to DSCN
44	GND	Р	_	_	Accumulative cell voltage monitor ground terminal
45	DGN1	АО	C	_	Gate-driver output 1 for driving discharge N-type MOSFET. Recommended for applying on secondary loading path
46	C1	Al	- (	_	Charge pump capacitor for DGCN. Connect an capacitor between C1 and C2
47	C2	Al	_		Charge pump capacitor for DGCN. Connect an capacitor between C1 and C2
48	DGN0	АО	_	- (	Gate-driver output 0 for driving discharge N-type MOSFET. Recommended for applying on primary loading path
1	VIN	Р	_	_	Regulator input supply voltage. Connect to the top VBATn
2	NC	_	_	_	No connected
3	VOUT	AO	_	_	VOUT is 8 to 1 analog multiplexer output. It is necessary to connect a 2.2 nF capacitor to GND
4	VREG	Р	_	_	Regulator 5 V / 50 mA output. Connect a 4.7 $\mu F$ capacitor typically
5	PB7	AI/O	5V	4/8/12/16 mA	PB7
6	PB8	AI/O	5V	4/8/12/16 mA	PB8
7	ADVREFP	Р	_	_	Positive reference voltage for the ADC
8	VSSA	Р	_	_	Ground reference for the ADC

Note: 1. I = input, O = output, A = Analog port, P = Power Supply,  $V_{DD} = V_{DD}$  Power, EP = Exposed Pad.



- 2. 5V = 5 V operation I/O type, PU = Pull-up.
- 3. These pins are located at the  $V_{\text{DD}}$  power domain.

### **Internal Connection Signal Lines**

The MCU generated signals such as the SCTM0 channel output and SCTM1 channel output have been internally connected to the Accumulative Cell Voltage Monitor input for control purpose. Note that the PB2  $\sim$  PB4 and PF0  $\sim$  PF1 lines, which are internally connected to the accumulative cell voltage monitor SCL, DN1, DCN, DN0 and SDA inputs respectively. These output levels are used to control the operation of the Accumulative Cell Voltage Monitor. It is necessary to ensure that the PB2  $\sim$  PB4 and PF0  $\sim$  PF1 are selected as output types. The connections are listed in the following table and the related control registers should be configured correctly using application program.

**Table 13. Internal Connection Signal Lines** 

MCU Signal Name	Accumulative Cell Voltage Monitor Signal Name	Description
PB4	DCN	Gate-driver DGCN control input <sup>(Note)</sup> . The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function.
PB3/SCTM0_ CH0 (SCTM0)	DN1	Gate-driver DGN1 control input <sup>(Note)</sup> . If the SCTM0_CH0 output is used, the MCU AFIO setting should be AF4 to select the SCTM pin function.
PB2	SCL	Accumulative cell voltage monitor I <sup>2</sup> C serial clock line. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function.
PF1	SDA	Accumulative cell voltage monitor I <sup>2</sup> C serial data line. The MCU AFIO setting should be AF0 to select the General Purpose Input/Output pin function.
PF0/SCTM1_ CH0 (SCTM1)	DNO	Gate-driver DGN0 control input <sup>(Note)</sup> . If the SCTM1_CH0 output is used, the MCU AFIO setting should be AF4 to select the SCTM pin function.

Note: Internal pull down with 430 k $\Omega$ .

Rev. 1.00 41 of 59 April 27, 2023





# **Electrical Characteristics**

## **Absolute Maximum Ratings**

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 14. Absolute Maximum Ratings** 

Parameter	Value	Unit
V <sub>DD</sub>	(Vss - 0.3) ~ (Vss + 5.5)	V
V <sub>DDIO</sub>	(Vss - 0.3) ~ (Vss + 5.5)	V
Input Voltage	$(Vss - 0.3) \sim (V_{DD} + 0.3)$	V
T <sub>A</sub>	-40 ~ 85	°C
T <sub>STG</sub>	-60 ~ 150	°C
T <sub>J</sub>	< 125	°C
P <sub>D</sub>	< 500	mW
VIN, DSCN, HVWK, C2	-0.3 ~ 48	V
DGCN, C1	-0.3 ~ 60	V
DGN0, DGN1	-0.3 ~ 18	V
V <sub>REG</sub> , V <sub>OUT</sub> , V <sub>BAT1</sub>	-0.3 ~ 5.5	V
$\Delta[V_{BATi} \sim V_{BAT(i-1)}], i = 8 \sim 2$	-0.3 ~ 5.5	V
Electrostatic Discharge Voltage (Human Body Model)	-2000 ~ 2000	V

## **Recommended DC Operating Conditions**

**Table 15. Recommended DC Operating Conditions** 

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{\text{DD}}$	Operating Voltage	_	2.5	5.0	5.5	V
V <sub>ADVREFP</sub>	ADC Positive Reference Voltage		2.5	5.0	5.5	V

Note: The  $V_{\text{ADVREFP}}$  power voltage needs below or equal to the  $V_{\text{DD}}$  power voltage.

## **Recommended Operating Range**

**Table 16. Recommended Operating Range** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{\text{IN}}$	Regulator Input Voltage	_	7.5		36	V
$T_A$	Operating Temperature Range	_	-40		85	°C

Note: Recommended Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specified performance limits



## **On-Chip LDO Voltage Regulator Characteristics**

#### **Table 17. LDO Characteristics**

 $T_A$  = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{LDO}$	Internal Regulator Output Voltage	$V_{DD} \ge 2.5 \text{ V}$ Regulator input @ $I_{LDO}$ = 12 mA and voltage variant = $\pm 5 \%$ , After trimming	1.425	1.5	1.57	V
I <sub>LDO</sub>	Output Current	$V_{DD}$ = 2.5 V Regulator input @ $V_{LDO}$ = 1.5 V	_	12	15	mA
C <sub>LDO</sub>		The capacitor value is dependent on the core power current consumption	1	2.2	_	μF

## **Power Consumption**

#### **Table 18. Power Consumption Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Doromotor	£	Con	ditions	Typ	Max	@ T <sub>A</sub>	Unit
Symbol	Parameter	f <sub>HCLK</sub>	Cor	nditions	Тур.	25 °C	85 °C	Unit
		16	$V_{DD} = 5 V$	All peripherals enabled	3.35	3.60	_	
		MHz	HSI = 16 MHz	All peripherals disabled	2.75	2.95	_	mA
	Supply Current	8	$V_{DD} = 5 V$	All peripherals enabled	1.88	2.02	_	IIIA
	(Run Mode)	MHz	HSI = 16 MHz	All peripherals disabled	1.57	1.69	_	
		32 kHz	$V_{DD} = 5 V$ LSI = 32 kHz	All peripherals enabled	26.39	32.72		μA
			LDO in LCM Mode	All peripherals disabled	25.13	31.42	_	
$I_{DD}$		16 MHz	$V_{DD} = 5 V$	All peripherals enabled	1.16	1.24	_	mA
	Supply Current		HSI = 16 MHz	All peripherals disabled	0.44	0.48	_	
	(Sleep Mode)	8	$V_{DD} = 5 V$	All peripherals enabled	0.77	0.83	_	
		MHz	HSI = 16 MHz	All peripherals disabled	0.41	0.45	_	
	Supply Current (Deep-Sleep-1 Mode)	_		V <sub>DD</sub> = 5 V, HSI/HSE clock off, LDO in LCM Mode, LSE off, LSI on, RTC on			_	μA
	Supply Current (Deep-Sleep-2 Mode)		V <sub>DD</sub> = 5 V, HSI/HSE DMOS on, LSE off,	E clock off, LDO off, LSI on, RTC on	3.45	5.14	_	μA

Note: 1. HSE means high speed external oscillator. HSI means 16 MHz high speed internal oscillator.

- 2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
- 3. RTC means Real-Time clock.
- 4. Code = while (1) { 208 NOP } executed in Flash.



## **Reset and Supply Monitor Characteristics**

#### Table 19. V<sub>DD</sub> Power Reset Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>POR</sub>	Power On Reset Threshold (Rising Voltage on V <sub>DD</sub> )	- T₄ = -40 °C ~ 85 °C	2.22	2.35	2.48	V
$V_{PDR}$	Power Down Reset Threshold (Falling Voltage on V <sub>DD</sub> )	1 <sub>A</sub> = -40 C ~ 85 C	2.12	2.2	2.33	V
V <sub>PORHYST</sub>	POR Hysteresis	_	_	150	_	mV
t <sub>POR</sub>	Reset Delay Time	V <sub>DD</sub> = 5.0 V	_	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the  $V_{DD}$  POR has to be in the de-assertion condition. When the  $V_{DD}$  POR is in the assertion state then the LDO will be turned off.

Table 20. LVD / BOD Characteristics

 $T_A$  = 25 °C, unless otherwise specified

Symbol	Parameter	Condit	ions	Min.	Тур.	Max.	Unit
V <sub>BOD</sub>	Voltage of Brown Out Detection	After factory-trimm  V <sub>DD</sub> falling edge	2.37	2.45	2.53	V	
			LVDS = 000	2.57	2.65	2.73	V
	Voltage of Low Voltage Detection	$V_{ extsf{DD}}$ falling edge	LVDS = 001	2.77	2.85	2.93	V
			LVDS = 010	2.97	3.05	3.13	V
\/			LVDS = 011	3.17	3.25	3.33	V
$V_{LVD}$			LVDS = 100	3.37	3.45	3.53	V
			LVDS = 101	4.15	4.25	4.35	V
			LVDS = 110	4.35	4.45	4.55	V
			LVDS = 111	4.55	4.65	4.75	V
$V_{\text{LVDHTST}}$	LVD Hysteresis	V <sub>DD</sub> = 5.0 V	_		100	_	mV
$t_{\sf suLVD}$	LVD Setup Time	$V_{DD} = 5.0 \text{ V}$	_	_		5	μs
t <sub>atLVD</sub>	LVD Active Delay Time	$V_{DD} = 5.0 \text{ V}$	_	_	_	_	ms
$I_{DDLVD}$	Operation Current (2)	$V_{DD} = 5.0 \text{ V}$	_	_	10	20	μΑ

Note: 1. Data based on characterization results only, not tested in production.

- 2. Bandgap current is not included.
- 3. LVDS field is in the PWRCU LVDCSR register.



#### **External Clock Characteristics**

#### Table 21. High Speed External Clock (HSE) Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	_	5.5	V
f <sub>HSE</sub>	HSE Frequency	V <sub>DD</sub> = 2.5 V ~ 5.0 V	4	_	16	MHz
C <sub>L</sub>	Load Capacitance	$V_{DD} = 5.0 \text{ V}, R_{ESR} = 100 \Omega$ @ 16 MHz	_	_	12	pF
R <sub>FHSE</sub>	Internal Feedback Resistor between XTALIN and XTALOUT pins	V <sub>DD</sub> = 5.0 V	_	0.5	_	ΜΩ
D	Equivalent Series Resistance	$V_{DD} = 5.0 \text{ V, } C_{L} = 12 \text{ pF}$ @ 16 MHz, HSEDR = 0		_	110	Ω
R <sub>ESR</sub>		$V_{DD}$ = 2.5 V, $C_L$ = 12 pF @ 16 MHz, HSEDR = 1	_			
D <sub>HSE</sub>	HSE Oscillator Duty Cycle	_	40	_	60	%
	HSE Oscillator Current Consumption	$V_{DD}$ = 5.0 V, $R_{ESR}$ = 100 $\Omega$ , $C_L$ = 12 pF @ 8 MHz, HSEDR = 0	_	0.85	_	mΛ
I <sub>DDHSE</sub>		$V_{DD}$ = 5.0 V, $R_{ESR}$ = 25 $\Omega$ , $C_L$ = 12 pF @ 16 MHz, HSEDR = 1		3.0	_	mA
I <sub>PWDHSE</sub>	HSE Oscillator Power Down Current	V <sub>DD</sub> = 5.0 V	_	_	0.01	μA
t <sub>SUHSE</sub>	HSE Oscillator Startup Time	V <sub>DD</sub> = 5.0 V			4	ms

#### Table 22. Low Speed External Clock (LSE) Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	_	5.5	V
f <sub>CK_LSE</sub>	LSE Frequency	V <sub>DD</sub> = 2.5 V ~ 5.5 V	/ <del>-</del> /	32.768	_	kHz
R <sub>F</sub>	Internal feedback resistor	_	_	10	_	МΩ
R <sub>ESR</sub>	Equivalent Series Resistance	V <sub>DD</sub> = 5.0 V	30	_	TBD	kΩ
C <sub>L</sub>	Recommended load capacitances	V <sub>DD</sub> = 5.0 V	6	_	TBD	pF
-	Oscillator Supply Current (High Current Mode)	$\begin{split} f_{\text{CK\_LSE}} &= 32.768 \text{ kHz},  R_{\text{ESR}} = 50 \text{ k}\Omega, \\ C_{\text{L}} &\geq 7 \text{ pF},  V_{\text{DD}} = 2.5 \text{ V} \sim 5.5 \text{ V}, \\ T_{\text{A}} &= -40  ^{\circ}\text{C} \sim 85  ^{\circ}\text{C} \end{split}$	_	3.3	6.3	μΑ
I <sub>DDLSE</sub>	Oscillator Supply Current (Low Current Mode)	$\begin{split} f_{\text{CK\_LSE}} &= 32.768 \text{ kHz},  R_{\text{ESR}} = 50 \text{ k}\Omega, \\ C_{\text{L}} &< 7 \text{ pF},  V_{\text{DD}} = 2.5 \text{ V} \sim 5.5 \text{ V}, \\ T_{\text{A}} &= -40  ^{\circ}\text{C} \sim 85  ^{\circ}\text{C} \end{split}$		1.8	3.3	μΑ
	Power Down Current	_	_	_	0.01	μΑ
t <sub>SULSE</sub>	LSE Oscillator Startup Time (Low Current Mode)	$f_{CK\_LSE} = 32.768 \text{ kHz},$ $V_{DD} = 2.5 \text{ V} \sim 5.5 \text{ V}$	500	_	-	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE / LSE clock in the PCB layout.

- 1. The crystal oscillator should be located as close as possible to the MCU to keep the trace length as short as possible to reduce any parasitic capacitance.
- 2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
- 3. Keep any high frequency signal lines away from the crystal area to prevent the crosstalk adverse effects.



#### **Internal Clock Characteristics**

#### Table 23. High Speed Internal Clock (HSI) Characteristics

 $T_A$  = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	_	5.5	V
f <sub>HSI</sub>	HSI Frequency	V <sub>DD</sub> = 5 V @ 25 °C	_	16	_	MHz
ACC <sub>HSI</sub>	Factory Calibrated HSI Oscillator Frequency Accuracy	V <sub>DD</sub> = 2.5 V ~ 5.5 V T <sub>A</sub> = 25 °C	-1	_	1	%
		V <sub>DD</sub> = 2.5 V ~ 5.5 V T <sub>A</sub> = -25 °C ~ 85 °C	-2.5	_	2	%
		V <sub>DD</sub> = 2.5 V ~ 5.5 V T <sub>A</sub> = -40 °C ~ 85 °C	-4	_	3	%
Duty	Duty Cycle	f <sub>HSI</sub> = 16 MHz	35	_	65	%
	Oscillator Supply Current	f <sub>HSI</sub> = 16 MHz	_	_	140	μA
I <sub>DDHSI</sub>	Power Down Current	@ V <sub>DD</sub> = 2.5 V ~ 5.5 V	_	_	0.01	μA
T <sub>SUHSI</sub>	HSI Oscillator Startup Time	f <sub>HSI</sub> = 16 MHz	_	_	20	μs

#### Table 24. Low Speed Internal Clock (LSI) Characteristics

 $T_A$  = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	_	5.5	V
$f_{LSI}$	LSI Frequency	$V_{DD} = 5.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \sim 85 ^{\circ}\text{C}$	21	32	43	kHz
ACC <sub>LSI</sub>	LSI Frequency Accuracy	$V_{DD}$ = 5.0 V, with factory-trimmed	-10	_	+10	%
I <sub>DDLSI</sub>	LSI Oscillator Operating Current	V <sub>DD</sub> = 5.0 V		0.5	0.8	μA
t <sub>SULSI</sub>	LSI Oscillator Startup Time	V <sub>DD</sub> = 5.0 V	_	_	100	μs

## **Memory Characteristics**

#### **Table 25. Flash Memory Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
N <sub>ENDU</sub>	Number of Guaranteed Program / Erase Cycles before Failure (Endurance)	T <sub>A</sub> = -40 °C ~ 85 °C	20	_	_	K cycles
t <sub>RET</sub>	Data Retention Time	T <sub>A</sub> = -40 °C ~ 85 °C	10	_	_	Years
t <sub>PROG</sub>	Word Programming Time	T <sub>A</sub> = -40 °C ~ 85 °C	20	_	_	μs
t <sub>ERASE</sub>	Page Erase Time	T <sub>A</sub> = -40 °C ~ 85 °C	2	_	_	ms
t <sub>MERASE</sub>	Mass Erase Time	T <sub>A</sub> = -40 °C ~ 85 °C	10	_	_	ms



## **I/O Port Characteristics**

#### Table 26. I/O Port Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
		5.0 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-	_	_	3	μA
I <sub>IL</sub>	Low Level Input Current	Reset pin	up resister disabled	_	_	3	μA
	History Comment	5.0 V I/O	V <sub>I</sub> = V <sub>DD</sub> , On-chip pull-	_	_	3	μA
I <sub>IH</sub>	High Level Input Current	Reset pin	down resister disabled	_	_	3	μΑ
V	Lavel aval land Valtage	5.0 V I/O		-0.5	_	V <sub>DD</sub> × 0.35	V
V <sub>IL</sub>	Low Level Input Voltage	Reset pin		-0.5	_	V <sub>DD</sub> × 0.35	V
V <sub>IH</sub>	High Level Input Voltage	5.0 V I/O		V <sub>DD</sub> × 0.65	_	V <sub>DD</sub> + 0.5	V
VIH	riigii Level iliput voltage	Reset pin		V <sub>DD</sub> × 0.65	_	V <sub>DD</sub> + 0.5	V
$V_{HYS}$	Schmitt Trigger Input	5.0 V I/O		_	0.12 × V <sub>DD</sub>	_	mV
V HYS	Voltage Hysteresis	Reset pin		_	0.12 × V <sub>DD</sub>		mV
		5.0 V I/O 4	mA drive, $V_{OL} = 0.6 \text{ V}$	4			mA
I <sub>OL</sub>	Low Level Output Current	5.0 V I/O 8	mA drive, $V_{OL} = 0.6 V$	8	_	_	mA
IOL	(GPIO Sink Current)	5.0 V I/O 1	2 mA drive, $V_{OL}$ = 0.6 V	12	_	_	mA
		5.0 V I/O 1	6 mA drive, V <sub>OL</sub> = 0.6 V	16	_	_	mA
	High Level Output Current	5.0  V I/O 4 $V_{OH} = V_{DD}$ -		_	4	_	mA
		5.0  V I/O 8 $V_{OH} = V_{DD}$ -	•	_/	8	_	mA
l <sub>OH</sub>	(GPIO Source Current)	5.0 V I/O 12 V <sub>OH</sub> = V <sub>DD</sub> -	2 mA drive, 0.6 V	_	12	_	mA
		5.0 V I/O 10 V <sub>OH</sub> = V <sub>DD</sub> -	6 mA drive, 0.6 V	_	16	_	mA
		5.0 V 4 mA	drive I/O, I <sub>OL</sub> = 4 mA	_	_	0.6	V
\ <i>I</i>	Lavel aval Output Valtage	5.0 V 8 mA	drive I/O, I <sub>OL</sub> = 8 mA	_	_	0.6	V
$V_{OL}$	Low Level Output Voltage	5.0 V 12 m	A drive I/O, I <sub>OL</sub> = 12 mA	_	_	0.6	V
		5.0 V 16 m	A drive I/O, I <sub>OL</sub> = 16 mA	_	_	0.6	V
		5.0 V 4 mA	drive I/O, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.6	-	_	V
V	High Lovel Output Valters	5.0 V 8 mA	drive I/O, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.6	_	_	V
V <sub>OH</sub>	High Level Output Voltage	5.0 V 12 m	A drive I/O, I <sub>OH</sub> = 12 mA	V <sub>DD</sub> - 0.6		_	V
	5	5.0 V 16 m	A drive I/O, I <sub>OH</sub> = 16 mA	V <sub>DD</sub> - 0.6	_	<u> </u>	V
R <sub>PU</sub>	Internal Pull-up Resistor	$V_{DD} = 5.0 \text{ V}$	1	_	50	_	kΩ
R <sub>PD</sub>	Internal Pull-down Resistor	$V_{DD} = 5.0 \text{ V}$	1	_	50		kΩ



#### **ADC Characteristics**

#### **Table 27. ADC Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DDA}$	Operating Voltage	<u> </u>	2.5	5.0	5.5	V
V <sub>ADCIN</sub>	A/D Converter Input Voltage Range	<del>_</del>	0	_	$V_{REF^+}$	V
$V_{REF}$ +	A/D Converter Positive Reference Voltage	_	_	_	$V_{DDA}$	V
I <sub>ADC</sub>	Current Consumption	V <sub>DDA</sub> = 5.0 V, 500 ksps	_	1.4	1.5	mA
I <sub>ADC_DN</sub>	Power Down Current Consumption	V <sub>DDA</sub> = 5.0 V	_	_	0.1	μA
f <sub>ADC</sub>	A/D Converter Clock Frequency	_	0.7	_	8	MHz
fs	Sampling Rate	_	50	_	500	ksps
t <sub>DL</sub>	Data Latency	_	_	12.5	_	1/f <sub>ADC</sub> Cycles
t <sub>s&amp;H</sub>	Sampling & Hold Time	_	_	3.5	_	1/f <sub>ADC</sub> Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	ADST [7:0] = 2	_	16	_	1/f <sub>ADC</sub> Cycles
Rı	Input Sampling Switch Resistance	_	_	_	1	kΩ
Cı	Input Sampling Capacitance	No pin/pad capacitance included	_	4	_	pF
t <sub>SU</sub>	Startup Time	_	_	_	1	μs
N	Resolution	_	_	12	_	Bits
INL	Integral Non-linearity Error	$f_S = 500 \text{ ksps}, V_{DDA} = 5.0 \text{ V}$	_	±2	±5	LSB
DNL	Differential Non-linearity Error	$f_S = 500 \text{ ksps}, V_{DDA} = 5.0 \text{ V}$		±1	_	LSB
Eo	Offset Error	-	_	_	±10	LSB
E <sub>G</sub>	Gain Error	_	_	_	±10	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_l$  is the storage capacitor,  $R_l$  is the resistance of the sampling switch and  $R_s$  is the output impedance of the signal source  $V_s$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_l$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_s$  for accuracy. To guarantee this,  $R_s$  is not allowed to have an arbitrarily large value.




Figure 27. ADC Sampling Network Model



The worst case occurs when the extremities of the input range (0 V and  $V_{REF+}$ ) are sampled consecutively. In this situation a sampling error below ½ LSB is ensured by using the following equation:

$$R_{\rm S} < \frac{3.5}{f_{\rm ADC}C_1 ln(2^{N+2})} - R_{\rm I}$$

Where  $f_{ADC}$  is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_S$  may be larger than the value indicated by the equation above.

### **Internal Reference Voltage Characteristics**

**Table 28. Internal Reference Voltage Characteristics** 

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DDA}$	Operating Voltage	_	2.8	_	5.5	V
		V <sub>DDA</sub> ≥ 2.8 V   VREFSEL[1:0] = 00	2.44	2.50	2.56	
Internal Reference Voltage af Factory Trimming  @ T <sub>A</sub> = 25 °C	Internal Reference Voltage after	V <sub>DDA</sub> ≥ 3.3 V   VREFSEL[1:0] = 01	2.92	3.00	3.08	V
	, ,	V <sub>DDA</sub> ≥ 4.3 V   VREFSEL[1:0] = 10	3.90	4.00	4.10	V
		V <sub>DDA</sub> ≥ 4.8 V   VREFSEL[1:0] = 11	4.39	4.50	4.61	
ACC <sub>VREF</sub>	Reference Voltage Accuracy after Trimming	V <sub>DDA</sub> = 2.8 V ~ 5.5 V, V <sub>REF</sub> = 2.5 V, T <sub>A</sub> = -40 °C ~ 85 °C	-2	_	+2	%
t <sub>STABLE</sub>	Reference Voltage Stable Time	_	_	_	100	ms
t <sub>SREFV</sub>	ADC Sampling Time when Reading Reference Voltage	_	10	_	_	μs
$I_{DD}$	Operating Current	_	+	50	70	μA
$I_{DDPWD}$	Power Down Current	_		_^	0.01	μΑ

Note: 1. Data based on characterization results only, not tested in production.

#### **SCTM Characteristics**

**Table 29. SCTM Characteristics** 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$f_{TM}$	Timer Clock Source for SCTM		_	_	f <sub>PCLK</sub>	MHz
t <sub>RES</sub>	Timer Resolution Time	_	1		_	1/f <sub>TM</sub>
f <sub>EXT</sub>	External Signal Frequency on Channel	_	_	_	1/2	$f_{TM}$
RES	Timer Resolution	_	_	_	16	Bits

<sup>2.</sup> The trimming bits of the internal reference voltage are 7-bit resolution.



## **Accumulative Cell Voltage Monitor Electrical Characteristics**

#### **Table 30. Accumulative Cell Voltage Monitor Electrical Characteristics**

 $V_{IN}$ =36V,  $C_{VREG}$ =4.7 $\mu$ F,  $C_{VOUT}$ =2.2nF,  $T_A$ =25 $^{\circ}$ C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply an	d Input					
V <sub>IN</sub>	Supply Voltage	_	7.5	_	36.0	V
I <sub>IN(VM_ACT)</sub>	Supply Current When Voltage Monitor is Activated	EN_S = 1	6	11	16	μΑ
I <sub>IN(STB)</sub>	Supply Current – Standby	$B2 = B1 = B0 = EN_S = 0,$ $V_{DN0} = V_{DN1} = V_{DCN} = 0 V$	_	3.5	6.0	μΑ
I <sub>IN(STB_DSG)</sub>	VIN Supply Current When DGN0 is Activated	$B2 = B1 = B0 = EN_S = 0,$ $V_{DN0} = 5 V, V_{DN1} = V_{DCN} = 0 V$	_	35	42	μA
I <sub>SLP</sub>	Standby Current in SLEEP Mode	$V_{SLP} = 5 \text{ V}, V_{HVWK} = 0 \text{ V}$	_	0.1	0.2	μΑ
Voltage Re	egulator					
$V_{REG}$	Regulator Output Voltage	I <sub>LOAD</sub> = 10 mA	4.95	5.00	5.05	V
I <sub>REG</sub>	Regulator Maximum Output Current	V <sub>IN</sub> = 7.5 V, T <sub>A</sub> = -40 °C ~ 85 °C	50	_	_	mA
$\Delta V_{REG}$	Load Regulation	I <sub>LOAD</sub> = 0 mA ~ 50 mA	_	30	80	mV
$\Delta V_{REG}/$ $(V_{REG} \times \Delta V_{IN})$	Line Regulation	V <sub>IN</sub> = 7.5 V ~ 36 V, I <sub>LOAD</sub> = 10 mA	_	0.02	_	%/V
$\Delta V_{REG}/$ $(V_{REG} \times \Delta T_A)$	Temperature Coefficient	I <sub>LOAD</sub> = 1 mA, T <sub>A</sub> = -40 °C ~ 85 °C	_	±100	_	ppm /°C
R <sub>DIS</sub>	VREG Discharge Resistance	SLP = 1, $V_{REG}$ = 1 V, $I_{REG1}$ denotes VREG input current at $V_{REG}$ = 1 V, $R_{DIS}$ = $V_{REG}/I_{REG1}$	_	85	_	Ω
Charge Ba	lancer					
D	Chargo Palance Posistance	$V_{Bi}$ = 4.5 V (i = 1 ~ 8), VBATn series resistors = 0 $\Omega$	55	85	115	Ω
R <sub>CB</sub>	Charge Balance Resistance	$V_{Bi}$ = 2.5 V (i = 1 ~ 8), VBATn series resistors = 0 Ω	80	120	160	Ω
High Volta	ge Wake-Up					
$V_{WKTH}$	HVWK Trigger Threshold Voltage	_	4.5	5.5	6.5	V
t <sub>WKDB1</sub>	HVWK Trigger Debounce Time	<u> </u>	1	_	_	ms
$I_{\text{WK}}$	HVWK Input Current	V <sub>HVWK</sub> = 36 V	_	50	_	μΑ
Accumula	tive Cell Voltage Monitor					
$V_{Bi}$	Cell Voltage	i = 1 ~ 8	2.5	_	4.5	V
$V_{B(MIN)}$	Input Voltage between VBATi and VBAT(i-1) for Charge Balance and Voltage Monitor	- /	1.5	_	_	V
I <sub>Bi(PWR)</sub>	Cell Input Leakage Current When V <sub>IN</sub> is Powered	$V_{BATI} = 5 \text{ V} \times i, \text{ EN\_S} = 0,$ $V_{IN} = V_{BAT8}, i = 1 \sim 8$	-0.1	_	0.1	μA
I <sub>Bi(ACT)</sub>	Cell Input Current When Voltage Monitoring	V <sub>Bi</sub> = 4.5 V, EN_S = 1, V <sub>IN</sub> = 36 V, i = 1 ~ 8	19	24	35	μΑ
R	Divided Resistance	_	140	200	260	kΩ
	I	1				



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	VBAT8 Accumulative Cell Voltage	V <sub>BAT8</sub> = 20 V ~ 36 V, B2 ~ B0 = 0b111	0.995	1	1.005	V/V
Ratio8 <sub>(NORM)</sub>	Divided Ratio (Normalized)	$V_{BAT8} = 20 \text{ V} \sim 36 \text{ V}, B2 \sim B0 = 0b111, $ $T_A = -40 \text{ °C} \sim 85 \text{ °C}$	0.99	1	1.01	V/V
Ratio7 <sub>(NORM)</sub>	VBAT7 Accumulative Cell Voltage	V <sub>BAT7</sub> = 17.5 V ~ 31.5 V, B2 ~ B0 = 0b110	0.995	1	1.005	V/V
TRATIO (NORM)	Divided Ratio (Normalized)	V <sub>BAT7</sub> = 17.5 V ~ 31.5 V, B2 ~ B0 = 0b110, T <sub>A</sub> = -40 °C ~ 85 °C	0.99	1	1.01	V/V
Ratio6 <sub>(NORM)</sub>	VBAT6 Accumulative Cell Voltage	V <sub>BAT6</sub> = 15 V ~ 27 V, B2 ~ B0 = 0b101	0.995	1	1.005	V/V
Tratioo(NORM)	Divided Ratio (Normalized)	$V_{BAT6} = 15 \text{ V} \sim 27 \text{ V}, B2 \sim B0 = 0b101, $ $T_A = -40 \text{ °C} \sim 85 \text{ °C}$	0.99	1	1.01	V/V
Ratio5 <sub>(NORM)</sub>	VBAT5 Accumulative Cell Voltage	V <sub>BAT5</sub> = 12.5 V ~ 22.5 V, B2 ~ B0 = 0b100	0.995	1	1.005	V/V
Tatioo(NORM)	Divided Ratio (Normalized)	V <sub>BAT5</sub> = 12.5 V ~ 22.5 V, B2 ~ B0 = 0b100, T <sub>A</sub> = -40 °C ~ 85 °C	0.99	1	1.01	V/V
	VBAT4 Accumulative Cell Voltage	V <sub>BAT4</sub> = 10 V ~ 18 V, B2 ~ B0 = 0b011	0.995	1	1.005	V/V
Ratio4 <sub>(NORM)</sub>	Divided Ratio (Normalized)	$V_{BAT4} = 10 \text{ V} \sim 18 \text{ V}, B2 \sim B0 = 0b011, $ $T_A = -40 ^{\circ}\text{C} \sim 85 ^{\circ}\text{C}$	0.99	1	1.01	V/V
Ratio3 <sub>(NORM)</sub>	VBAT3 Accumulative Cell Voltage	$V_{BAT3} = 7.5 \text{ V} \sim 13.5 \text{ V},$ B2 ~ B0 = 0b010	0.995	1	1.005	V/V
Di	Divided Ratio (Normalized)	$V_{BAT3} = 7.5 \text{ V} \sim 13.5 \text{ V},$ B2 ~ B0 = 0b010, T <sub>A</sub> = -40 °C ~ 85 °C	0.99	1	1.01	V/V
	VBAT2 Accumulative Cell Voltage	V <sub>BAT2</sub> = 5 V ~ 9 V, B2 ~ B0 = 0b001	0.995	1	1.005	V/V
Ratio2 <sub>(NORM)</sub>	Divided Ratio (Normalized)	V <sub>BAT2</sub> = 5 V ~ 9 V, B2 ~ B0 = 0b001, T <sub>A</sub> = -40 °C ~ 85 °C	0.99	1	1.01	V/V
	VBAT1 Accumulative Cell Voltage	$V_{BAT1} = 2.5 \text{ V} \sim 4.5 \text{ V}, B2 \sim B0 = 0b000$	0.995	1	1.005	V/V
Ratio1 <sub>(NORM)</sub>	Divided Ratio (Normalized)	$V_{BAT1} = 2.5 \text{ V} \sim 4.5 \text{ V},$ B2 ~ B0 = 0b000, T <sub>A</sub> = -40 °C ~ 85 °C	0.99	1	1.01	V/V
$f_{MAX}$	Voltage Monitor Channel to Channel Scan Frequency	C <sub>VOUT</sub> = 2.2 nF	_	_	100	Hz
Gate-drive	rs					
		$V_{DN0} = V_{DN1} = 5 \text{ V}, V_{IN} > 13 \text{ V}$	10	12	16	V
$V_{z}$	DGNx Clamp Voltage	$V_{DN0} = V_{DN1} = 5 \text{ V}, V_{IN} \le 13 \text{ V}$	_	V <sub>IN</sub> - 0.7	_	V
٧Z		$V_{DCN} = 5 \text{ V}, V_{IN} > 15 \text{ V}$	10	12	16	V
	V(DGCN,DSCN) Clamp Voltage	V <sub>DCN</sub> = 5 V, V <sub>IN</sub> ≤ 15 V	_	V <sub>IN</sub> - 3.2	_	V
t <sub>r0</sub>	DGN0 Rising Time	C <sub>DGN0</sub> = 15 nF	_	0.5	1.0	μs
t <sub>f0</sub>	DGN0 Falling Time	C <sub>DGN0</sub> = 15 nF	_	0.5	1.0	μs
t <sub>PD_HL0</sub>	DGN0 Falling Propagation Delay Time	C <sub>DGN0</sub> = 15 nF		0.5	1.0	μs
t <sub>MM0</sub>	DGN0 Delay Time Mismatch	$C_{DGN0} = 15 \text{ nF, } t_{MM0} =  t_{PD\_LH0} - t_{PD\_HL0} $	_	0.5	1.0	μs
I <sub>SOURCE0</sub>	DGN0 Source Current	$C_{DGN0}$ = 1 $\mu F$ , peak current at DN0 rising edge (0 $\rightarrow$ 1)	_	850	_	mA
I <sub>SINK0</sub>	DGN0 Sink Current	$C_{DGN0}$ = 1 $\mu$ F, peak current at DN0 falling edge (1 $\rightarrow$ 0)	_	400	_	mA



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>PWM0</sub>	DGN0 PWM Frequency	C <sub>DGN0</sub> = 15 nF	_	_	10	kHz
t <sub>r1</sub>	DGN1 Rising Time	C <sub>DGN1</sub> = 15 nF	_	1.2	2.5	μs
t <sub>f1</sub>	DGN1 Falling Time	C <sub>DGN1</sub> = 15 nF	_	1.2	2.5	μs
t <sub>PD_HL1</sub>	DGN1 Falling Propagation Delay Time	C <sub>DGN1</sub> =15 nF	_	1.2	2.5	μs
t <sub>MM1</sub>	DGN1 Delay Time Mismatch	$C_{DGN1} = 15 \text{ nF, } t_{MM1} =  t_{PD\_LH1} - t_{PD\_HL1} $	_	1.2	2.5	μs
I <sub>SOURCE1</sub>	DGN1 Source Current	$C_{DGN1}$ = 1 $\mu$ F, peak current at DN1 rising edge (0 $\rightarrow$ 1)	_	350	_	mA
I <sub>SINK1</sub>	DGN1 Sink Current	$C_{DGN1}$ = 1 $\mu$ F, peak current at DN1 falling edge (1 $\rightarrow$ 0)	_	180	_	mA
f <sub>PWM1</sub>	DGN1 PWM Frequency	C <sub>DGN1</sub> = 15 nF	_	_	2	kHz
$f_{CP}$	Charge Pump Switching Frequency	External capacitor is 22 nF between C1 and C2	_	150	_	kHz
t <sub>rC</sub>	Rising Time of The Voltage Difference between DGCN and DSCN	C <sub>DGCN-DSCN</sub> = 15 nF, V <sub>IN</sub> = 36 V	_	500	_	μs
$t_{\text{fC}}$	Falling Time of The Voltage Difference between DGCN and DSCN	C <sub>DGCN-DSCN</sub> = 15 nF, V <sub>IN</sub> = 36 V	_	5	10	μs
$R_{\text{PD}}$	DN0, DN1, DCN Pull-Down Resistance	_	_	430	_	kΩ
$R_{PL\_SLP\_G}$	DGCN Pull-Low Resistance in Sleep Mode	SLP = 1, resistance between DGCN and GND	_	830	_	Ω
R <sub>PL_SLP_S</sub>	DSCN Pull-Low Resistance in Sleep Mode	SLP = 1, resistance between DSCN and GND	_	830	_	Ω
R <sub>PL_SLP_GS</sub>	DGCN to DSCN Pull-Low Resistance in Sleep Mode	SLP = 1, resistance between DGCN and DSCN	-	1.65	_	kΩ
R <sub>PL_STB_G</sub>	DGCN Pull-Low Resistance in Standby Mode	SLP = 0, V <sub>DCN</sub> = 0 V, resistance between DGCN and GND	7	50	_	Ω
R <sub>PL_STB_S</sub>	DSCN Pull-Low Resistance in Standby Mode	SLP = 0, V <sub>DCN</sub> = 0 V, resistance between DSCN and GND	_	50	_	Ω
R <sub>PL_STB_GS</sub>	DGCN to DSCN Pull-Low Resistance in Standby Mode	SLP = 0, V <sub>DCN</sub> = 0 V, resistance between DGCN and DSCN	_	90	_	Ω
R <sub>PL_S_0</sub>	DGN0 Pull-Low Resistance in Sleep and Standby Mode	V <sub>DN0</sub> = 0 V, SLP = 0 or 1, resistance between DGN0 and GND	_	5	_	Ω
R <sub>PL_S_1</sub>	DGN1 Pull-Low Resistance in Sleep and Standby Mode	V <sub>DN1</sub> = 0 V, SLP = 0 or 1, resistance between DGN1 and GND	_	8.5	_	Ω



# Accumulative Cell Voltage Monitor I<sup>2</sup>C Interface Electrical Characteristics

Table 31. Accumulative Cell Voltage Monitor I<sup>2</sup>C Interface Electrical Characteristics

 $V_{IN}$  = 36 V,  $T_A$  = 25 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>SCL</sub>	Clock Frequency	_	_	_	400	kHz
t <sub>BMF</sub>	Bus Free Time	Bus free time between STOP and START	1.3	_	_	μs
t <sub>HD:STA</sub>	START Hold Time	After this period, the first clock pulse is generated	0.6	_	_	μs
$t_{LOW}$	SCL Low Time	_	1.3	_	_	μs
t <sub>HIGH</sub>	SCL High Time	_	0.6	_	_	μs
t <sub>SU:STA</sub>	START Setup Time	Only relevant for Repeated START	0.6		_	μs
t <sub>HD:DAT</sub>	Data Hold Time	_	0	_	_	ns
t <sub>SU:DAT</sub>	Data Setup Time	_	100	_	_	ns
t <sub>R_I2C</sub>	Rising Time	SDA and SCL (Note)	_	_	0.3	μs
t <sub>F_I2C</sub>	Falling Time	SDA and SCL (Note)	_	_	0.3	μs
t <sub>su:sto</sub>	STOP Setup Time	_	0.6	_	_	μs
t <sub>AA</sub>	Output Valid from Clock	_	_	_	0.9	μs
t <sub>SP</sub>	Input Filter Time Constant	SDA and SCL noise suppression time	_	_	20	ns
+	I <sup>2</sup> C Time Out	Trimming selection 1 (default setting)	_	32	_	ms
t <sub>out</sub>	I'C Time Out	Trimming selection 2	_	64	_	ms

Note: These parameters are periodically sampled but not 100% tested.




Figure 28. Accumulative Cell Voltage Monitor I<sup>2</sup>C Interface Timing Diagrams



#### I<sup>2</sup>C Characteristics

Table 32. I<sup>2</sup>C Characteristics

Crumbal	Donomotor	Standard Mode		Fast Mode		Fast Plus Mode		l lmi4	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
f <sub>SCL</sub>	SCL Clock Frequency	_	100	_	400	_	1000	kHz	
t <sub>SCL(H)</sub>	SCL Clock High Time	4.5	_	1.125	_	0.45	_	μs	
$t_{\text{SCL}(L)}$	SCL Clock Low Time	4.5	_	1.125	_	0.45	_	μs	
t <sub>FALL</sub>	SCL and SDA Fall Time	_	1.3	_	0.34	_	0.135	μs	
t <sub>RISE</sub>	SCL and SDA Rise Time	_	1.3	_	0.34	_	0.135	μs	
t <sub>SU(SDA)</sub>	SDA Data Setup Time	500	_	125	_	50	_	ns	
4	SDA Data Hold Time (5)	0		0	_	0	_	ns	
t <sub>H(SDA)</sub>	SDA Data Hold Time (6)	_	1.6	_	0.475	_	0.25	μs	
t <sub>VD(SDA)</sub>	SDA Data Valid Time	_	1.6	<b>—</b>	0.475	_	0.25	μs	
t <sub>SU(STA)</sub>	START Condition Setup Time	500	<del>-</del>	125	_	50	_	ns	
t <sub>H(STA)</sub>	START Condition Hold Time	0	_	0	_	0	_	ns	
t <sub>SU(STO)</sub>	STOP Condition Setup Time	500	_	125	_	50	_	ns	

Note: 1. Data based on characterization results only, not tested in production.

- 2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
- 3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
- 4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 16 MHz.
- 5. The above characteristic parameters of the  $I^2C$  bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
- 6. The above characteristic parameters of the  $I^2C$  bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00.




Figure 29. I<sup>2</sup>C Timing Diagram



## **SPI Characteristics**

#### **Table 33. SPI Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
SPI Master Mode								
f <sub>SCK</sub>	SPI Master Output SCK Clock Frequency	Master mode, SPI peripheral clock frequency f <sub>PCLK</sub>	_	_	f <sub>PCLK</sub> /2	MHz		
t <sub>SCK(H)</sub>	SCK Clock High and Low Time	_	t <sub>SCK</sub> /2 - 2	_	t <sub>SCK</sub> /2 + 1	ns		
t <sub>V(MO)</sub>	Data Output Valid Time	_	_	_	5	ns		
t <sub>H(MO)</sub>	Data Output Hold Time	_	2	_	_	ns		
t <sub>SU(MI)</sub>	Data Input Setup Time	_	5	_	_	ns		
t <sub>H(MI)</sub>	Data Input Hold Time	_	5	_		ns		
SPI Slav	e Mode							
f <sub>SCK</sub>	SPI Slave Input SCK Clock Frequency	Slave mode, SPI peripheral clock frequency f <sub>PCLK</sub>	_	_	f <sub>PCLK</sub> /3	MHz		
Duty <sub>SCK</sub>	SPI Slave Input SCK Clock Duty Cycle	_	30	_	70	%		
t <sub>SU(SEL)</sub>	SEL Enable Setup Time	_	3 t <sub>PCLK</sub>	_	_	ns		
t <sub>H(SEL)</sub>	SEL Enable Hold Time	_	2 t <sub>PCLK</sub>	_	_	ns		
t <sub>A(SO)</sub>	Data Output Access Time	_		_	3 t <sub>PCLK</sub>	ns		
t <sub>DIS(SO)</sub>	Data Output Disable Time	_		_	10	ns		
t <sub>V(SO)</sub>	Data Output Valid Time	_	_	_	25	ns		
t <sub>H(SO)</sub>	Data Output Hold Time	_	15	_	_	ns		
t <sub>SU(SI)</sub>	Data Input Setup Time	_	5	_	_	ns		
t <sub>H(SI)</sub>	Data Input Hold Time	_	4	_		ns		

Note: 1.  $f_{SCK}$  is SPI output/input clock frequency and  $t_{SCK} = 1/f_{SCK}$ .

Rev. 1.00 55 of 59 April 27, 2023

<sup>2.</sup>  $f_{\text{PCLK}}$  is SPI peripheral clock frequency and  $t_{\text{PCLK}}$  = 1/f\_{\text{PCLK}}.






Figure 30. SPI Timing Diagram - SPI Master Mode




Figure 31. SPI Timing Diagram - SPI Slave Mode with CPHA = 1



# **7** Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information

Rev. 1.00 57 of 59 April 27, 2023



## 48-pin LQFP-EP (7mm × 7mm) Outline Dimensions



Cymahal	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
A	_	0.354 BSC	_			
В	_	0.276 BSC	_			
С	_	0.354 BSC	_			
D	_	0.276 BSC	_			
E	_	0.020 BSC	_			
D2	0.170	_	0.211			
E2	0.170	_	0.211			
F	0.007	0.009	0.011			
G	0.053	0.055	0.057			
Н	_	_	0.063			
I	0.002	_	0.006			
J	0.018	0.024	0.030			
K	0.004	_	0.008			
α	0°	_	7°			

Symbol	Dimensions in mm					
Syllibol	Min.	Nom.	Max.			
A	_	9.00 BSC	_			
В	_	7.00 BSC	<del>-</del>			
С	_	9.00 BSC	_			
D	_	7.00 BSC	_			
Е	_	0.50 BSC	_			
D2	4.31	<u> </u>	5.36			
E2	4.31	_	5.36			
F	0.17	0.22	0.27			
G	1.35	1.40	1.45			
Н	_	_	1.60			
1	0.05	_	0.15			
J	0.45	0.60	0.75			
K	0.09	_	0.20			
α	0°	_	7°			





Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 info@alcom.be | www.alcom.be Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl

#### Copyright<sup>©</sup> 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.