

BLDC Motor Flash MCU

BD66FM5252



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 info@alcom.be | www.alcom.be | Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands Tel. +31 (0)10 288 25 00 | info@alcom.pl | www.alcom.pl

Revision: V1.00 Date: April 13, 2023

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	7
General Description	8
Block Diagram	9
Pin Assignment	9
Pin Description	11
Absolute Maximum Ratings	17
D.C. Characteristics	17
Operating Voltage Characteristics	
Operating Current Characteristics	
Standby Current Characteristics	18
A.C. Characteristics	18
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator Characteristics – LIRC	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Electrical Characteristics	
IVD/IVD Floody and Observatoristics	24
LVR/LVD Electrical Characteristics	21
A/D Converter Electrical Characteristics	22
A/D Converter Electrical Characteristics	22
	22 22
A/D Converter Electrical Characteristics	22 22
A/D Converter Electrical Characteristics	22 22 23
A/D Converter Electrical Characteristics	22 22 23 24
A/D Converter Electrical Characteristics	22 22 23 24
A/D Converter Electrical Characteristics	22 23 24 24 24
A/D Converter Electrical Characteristics	22 23 24 24 24
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack	22232424242425
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter – PC. Stack Arithmetic and Logic Unit – ALU	2223242424242527
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Program Memory	2223242424252728
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter – PC. Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure	222324242425272829
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining Program Counter – PC Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors	222324242425272829
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter – PC. Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table	22232424242527282929
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter – PC. Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure. Special Vectors Look-up Table Table Program Example	2223242424252728292929
A/D Converter Electrical Characteristics Reference Voltage Electrical Characteristics OCP Electrical characteristics Comparator Electrical Characteristics DNF Electrical Characteristics Power-on Reset Characteristics System Architecture Clocking and Pipelining. Program Counter – PC. Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table	222324242527282929292930



In Application Programming – IAP	32
Data Memory	48
Structure	48
Data Memory Addressing	49
General Purpose Data Memory	
Special Purpose Data Memory	
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1, IAR2	
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	
Accumulator – ACC Program Counter Low Byte Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
EEPROM Data Memory	
EEPROM Data Memory Structure	
EEPROM Registers	
Read Operation from the EEPROM	
Page Erase Operation to the EEPROM	
Write Operation to the EEPROM	
Write Protection	60
EEPROM Interrupt	60
Programming Considerations	60
Oscillators	63
Oscillator Overview	63
System Clock Configurations	
Internal High Speed RC Oscillator – HIRC	
Internal 32kHz Oscillator – LIRC	64
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	
Control Registers	
Operating Mode Switching	
Standby Current Considerations	
Wake-up	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	83



Port A Wake-up	83
I/O Port Control Registers	84
Pin-shared Functions	84
I/O Pin Structures	92
READ PORT Function	92
Programming Considerations	94
Timer Modules – TM	94
Introduction	94
TM Operation	95
TM Clock Source	95
TM Interrupts	95
TM External Pins	95
Programming Considerations	96
Periodic Type TM – PTM	97
Periodic Type TM Operation	
Periodic Type TM Register Description	99
Periodic Type TM Operating Modes	106
Capture Timer Module - CAPTM	120
Capture Timer Overview	
Capture Timer Register Description	120
Capture Timer Operation	123
Digital Noise Filter	125
Noise Filter Register Description	125
Analog to Digital Converter	126
A/D Converter Overview	126
A/D Converter Register Description	127
A/D Converter Operation	132
A/D Converter Reference Voltage	133
A/D Converter Input Signals	134
Conversion Rate and Timing Diagram	134
Summary of A/D Conversion Steps	
Programming Considerations	136
A/D Conversion Function	
A/D Conversion Programming Examples	137
Comparators	138
Comparator Operation	138
Comparator Register	139
Over Current Detection	141
Over Current Detection Functional Description	
Input Voltage Range	141
Over Current Detection Registers	142
BLDC Motor Control Circuit	143
Functional Description	



	PWM Counter Control Circuit	144
	MASK Function	150
	Other Functions	155
	Hall Sensor Decoder	157
	Motor Protection Function	165
² (C Interface	170
	I ² C Interface Operation	
	I ² C Registers	172
	I ² C Bus Communication	174
	I ² C Time-out Control	178
U	ART Interface	180
<u> </u>	UART External Pins	
	UART Single Wire Mode	181
	UART Data Transfer Scheme	
	UART Status and Control Registers	
	Baud Rate Generator	189
	UART Setup and Control	190
	UART Transmitter	192
	UART Receiver	193
	Managing Receiver Errors	195
	UART Interrupt Structure	195
	UART Power Down and Wake-up	197
16	6-bit Multiplication Division Unit – MDU	198
16	6-bit Multiplication Division Unit – MDU MDU Registers	
16		198
	MDU Registers MDU Operation	198 199
	MDU Registers MDU Operation Syclic Redundancy Check – CRC	198 199 201
	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers	198 201 201
C	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation	
C	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation Ow Voltage Detector	
C	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation Ow Voltage Detector LVD Register	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupt Registers Interrupt Operation	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt.	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt Comparator 0 Interrupt	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt Comparator 0 Interrupt PROTECTOC Interrrupt	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt Comparator 0 Interrupt PROTECTOC Interrrupt Multi-function Interrupts	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation ow Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt Comparator 0 Interrupt PROTECTOC Interrrupt Multi-function Interrupts A/D Converter Interrupts	
C:	MDU Registers MDU Operation Syclic Redundancy Check – CRC CRC Registers CRC Operation OW Voltage Detector LVD Register LVD Operation Interrupts Interrupt Registers Interrupt Operation Hall Sensor Interrupts External Interrupt Noise Filter Input Interrupt Comparator 0 Interrupt PROTECTOC Interrrupt Multi-function Interrupts	

5



	TM Interrupts	219
	Time Base Interrupt	219
	LVD Interrupt	220
	UART Interrupt	220
	I ² C Interrupt	221
	EEPROM Interrupt	221
	Interrupt Wake-up Function	221
	Programming Considerations.	221
Αp	pplication Circuits	223
In	struction Set	224
	Introduction	224
	Instruction Timing	224
	Moving and Transferring Data	224
	Arithmetic Operations	224
	Logical and Rotate Operation	225
	Branches and Control Transfer	225
	Bit Operations	225
	Table Read Operations	225
	Other Operations	225
In	struction Set Summary	226
	Table Conventions	
	Extended Instruction Set	228
In	struction Definition	230
	Extended Instruction Definition	
Pa	ackage Information	246
	24-pin SSOP (150mil) Outline Dimensions	
	28-pin SSOP (150mil) Outline Dimensions	248
	SAW Type 32-nin OEN (Ammx/mmx0 75mm) Outline Dimensions	2/10



Features

CPU Features

- · Operating voltage
 - f_{SYS} =32kHz ~ 20MHz: 4.5V~5.5V
- Up to $0.2\mu s$ instruction cycle with 20MHz system clock at V_{DD} =5V
- Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal High Speed 20MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- Internal oscillators require no external components
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- · 8-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 8K×16
- RAM Data Memory: 2048×8
- True EEPROM Memory: 512×8
- In Application Programming function IAP
- · Watchdog Timer function
- 30 bidirectional I/O lines
- Five pin-shared external interrupt inputs H1, H2, H3, NFIN and INT
- Multiple Timer Modules for time measurement, input capture, compare match output, PWM output or single pulse output function
- Single 16-bit Capture Timer Module for motor protection
- Single 10-bit PWM generator provides 3 groups of PWM outputs, supporting edge/center aligned mode
- 11 external channel 12-bit resolution A/D converter with Programmable Internal Reference Voltage
 VVB
- Over current detection which contains operational amplifier, comparator 0 and 8-bit D/A converter
- Up to four comparators
- I²C interface
- Single Fully-duplex or Half-duplex Universal Asynchronous Receiver and Transmitter Interfaces

 UART
- Integrated Multiplier/Divider Unit MDU
- Integrated 16-bit Cyclic Redundancy Check function CRC
- Single Time Base function for generation of fixed time interrupt signal



- Low voltage reset function
- · Low voltage detect function
- Package types: 24/28-pin SSOP, 32-pin QFN

General Description

The BD66FM5252 is a Flash Memory 8-bit high performance RISC architecture microcontroller, which includes a host of fully integrated special features specifically designed for brushless DC motor applications.


For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial number, calibration data, etc. By using the In Application Programming technology, users have a convenient means to directly store their measured data in the Flash Program Memory as well as having the ability to easily update their application programs.

In addition to the advantages of low power consumption and I/O flexibility, the device also includes multiple and extremely flexibile Timer Modules, internal oscillators, multi-channel A/D converter, D/A converter, Operational Amplifier, Pulse Width Modulation function, 16-bit Capture Timer Module function, Comparators, Motor Protection Module, Hall sensor position detection function, I²C and UART interface function, a 16-bit MDU, Time Base function, Low Voltage Reset, Low Voltage Detection, power-down and wake-up functions. Although especially designed for brushless DC motor applications, the enhanced versatility of this device also makes it applicable for use in a wide range of A/D application possibilities such as sensor signal processing, motor driving, industrial controllers, consumer products, subsystem controllers, etc.


Rev. 1.00 8 April 13, 2023



Block Diagram




Pin Assignment



BD66FM5252/BD66VM5252 24 SSOP-A







Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by its corresponding software control bits.

2. The OCDSDA and OCDSCK pins are supplied as dedicated OCDS pins and as such only available for the BD66VM5252 device which is the OCDS EV chip for the BD66FM5252 device.

Rev. 1.00 10 April 13, 2023



3. For the less pin count package type there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. Note that where more than one package type exists the table will reflect the situation for the lager package type.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA0/PTP0I/NFIN/	PTP0I	PAS0 IFS2	ST	_	PTM0 capture input
PTP0/AN0/OCDSDA/	NFIN	PAS0 IFS1	ST		Noise filter input
	PTP0	PAS0	_	CMOS	PTM0 output
	AN0	PAS0	AN	_	A/D converter external input channel
	OCDSDA	_	ST	CMOS	OCDS data/address pin, for EV chip only
	ICPDA		ST	CMOS	ICP data/address pin
	PA1	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/OPAP/AN3/VREFI	OPAP	PAS0	AN	_	OPA positive input
	AN3	PAS0	AN	_	A/D converter external input channel
	VREFI	PAS0	AN	_	A/D Converter PGA input
	PA2	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	PTP1I	PAS0 IFS2	ST	_	PTM1 capture input
PA2/PTP1I/INT/VREF/ PTP1/OCDSCK/ICPCK	INT	PAS0 IFS1 INTEG INTC0	ST		External interrupt input
	VREF	PAS0	AN	_	A/D Converter external reference voltage input
	PTP1	PAS0	_	CMOS	PTM1 output
	OCDSCK	_	ST		OCDS clock pin, for EV chip only
	ICPCK	_	ST	_	ICP clock pin
	PA3	PAWU PAPU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/H1/C1P/AN5	H1	PAS0 IFS0	ST	_	Hall sensor input
	C1P	PAS0	AN	_	Comparator 1 positive input
	AN5	PAS0	AN	_	A/D converter external input channel
	PA4	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA4/H2/C2P/AN4	H2	PAS1 IFS0	ST	_	Hall sensor input
	C2P	PAS1	AN	_	Comparator 2 positive input
	AN4	PAS1	AN	_	A/D converter external input channel



Pin Name	Function	ОРТ	I/T	O/T	Description
	PA5	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA5/H3/C3P/AN2	НЗ	PAS1 IFS0	ST	_	Hall sensor input
	C3P	PAS1	AN	_	Comparator 3 positive input
	AN2	PAS1	AN	_	A/D converter external input channel
	PA6	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA6/PTCK1/CTIN/	PTCK1	PAS1 IFS3	ST	_	PTM1 clock input or capture input
PTP2/HBO/AN8	CTIN	PAS1 IFS0	ST	_	CAPTM input
	PTP2	PAS1	_	CMOS	PTM2 output
	НВО	PAS1	_	CMOS	Test pin for FHB
	AN8	PAS1	AN	_	A/D converter external input channel
	PA7	PAWU PAPU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	РТСК0	PAS1 IFS3	ST	_	PTM0 clock input or capture input
	NFIN	PAS1 IFS1	ST	_	Noise filter input
PA7/PTCK0/NIFN/INT/ SDA/RX/TX/AN7	INT	PAS1 IFS1 INTEG INTC0	ST	_	External interrupt input
	SDA	PAS1 IFS1	ST	NMOS	I ² C data line
	RX/TX	PAS1 IFS1	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input /output in Single Wire Mode communication
	AN7	PAS1	AN	_	A/D converter external input channel
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB0/PTCK3/SCL/TX/	РТСК3	PBS0 IFS3	ST	_	PTM3 clock input or capture input
AN1	SCL	PBS0 IFS1	ST	NMOS	I ² C clock line
	TX	PBS0	_	CMOS	UART serial data output
	AN1	PBS0	AN	_	A/D converter external input channel
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP3I	PBS0 IFS2	ST		PTM3 capture input
PB1/PTP3I/H3/C1N/ CPN/AN6	H3	PBS0 IFS0	ST	_	Hall sensor input
	C1N	PBS0	AN	_	Comparator 1 negative input
	CPN	PBS0	AN	_	Comparator 1, 2, 3 negative input
	AN6	PBS0	AN	_	A/D converter external input channel

Rev. 1.00 12 April 13, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP2I	PBS0	ST	_	PTM2 capture input
PB2/PTP2I/H2/PTP3/ C2N/AN9	H2	PBS0 IFS0	ST	_	Hall sensor input
	PTP3	PBS0	_	CMOS	PTM3 output
	C2N	PBS0	AN	_	Comparator 2 negative input
	AN9	PBS0	AN	_	A/D converter external input channel
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
DD0/DT0//0// IA/DTD0/	PTCK2	PBS0 IFS3	ST	_	PTM2 clock input or capture input
PB3/PTCK2/H1/PTP0/ OPAN/C3N	H1	PBS0 IFS0	ST	_	Hall sensor input
	PTP0	PBS0	_	CMOS	PTM0 output
	OPAN	PBS0	AN	_	OPA negative input
	C3N	PBS0	AN	_	Comparator 3 negative input
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
DD4/OTIN/DTD0/	CTIN	PBS1 IFS0	ST	_	CAPTM input
PB4/CTIN/PTP2/ PTP2B/RX/TX	PTP2	PBS1		CMOS	PTM2 output
	PTP2B	PBS1	_	CMOS	PTM2 inverted output
	RX/TX	PBS1 IFS1	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input /output in Single Wire Mode communication
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	НЗ	PBS1 IFS0	ST		Hall sensor input
PB5/H3/SCL/HAO/TX	SCL	PBS1 IFS1	ST	NMOS	I ² C clock line
	HAO	PBS1	_	CMOS	Test pin for FHA
	TX	PBS1	_	CMOS	UART serial data output
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	H2	PBS1 IFS0	ST	7	Hall sensor input
PB6/H2/PTCK0/PTP3/ PTP3B/OPAO	PTCK0	PBS1 IFS3	ST	_	PTM0 clock input or capture input
	PTP3	PBS1	_	CMOS	PTM3 output
	PTP3B	PBS1	_	CMOS	PTM3 inverted output
	OPAO	PBS1		AN	OPA output
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB7/H1/PTP2/SDA/	H1	PBS1 IFS0	ST	_	Hall sensor input
нсо	PTP2	PBS1	_	CMOS	PTM2 output
	SDA	PBS1 IFS1	ST	NMOS	I ² C data line
	HCO	PBS1		CMOS	Test pin for FHC



Pin Name	Function	ОРТ	I/T	O/T	Description
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC0/GAT/GCB/GBB	GAT	PCS0	_	CMOS	Pulse width modulation complementary output
	GCB	PCS0	_	CMOS	Pulse width modulation complementary output
	GBB	PCS0	_	CMOS	Pulse width modulation complementary output
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC1/GAB/GCT/GCB	GAB	PCS0	_	CMOS	Pulse width modulation complementary output
	GCT	PCS0	_	CMOS	Pulse width modulation complementary output
	GCB	PCS0	_	CMOS	Pulse width modulation complementary output
	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC2/GBT/GBB/GAB	GBT	PCS0	_	CMOS	Pulse width modulation complementary output
	GBB	PCS0	_	CMOS	Pulse width modulation complementary output
	GAB	PCS0	_	CMOS	Pulse width modulation complementary output
	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC3/GBB/GBT/GAB	GBB	PCS0	_	CMOS	Pulse width modulation complementary output
	GBT	PCS0	_	CMOS	Pulse width modulation complementary output
	GAB	PCS0		CMOS	Pulse width modulation complementary output
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC4/GCT/GAB/GCB	GCT	PCS1	_	CMOS	Pulse width modulation complementary output
	GAB	PCS1	_	CMOS	Pulse width modulation complementary output
	GCB	PCS1	/-/	CMOS	Pulse width modulation complementary output
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PC5/GCB/GAT/GBB	GCB	PCS1	_	CMOS	Pulse width modulation complementary output
	GAT	PCS1	_	CMOS	Pulse width modulation complementary output
	GBB	PCS1		CMOS	Pulse width modulation complementary output
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	РТСК3	PDS0 IFS3	ST	_	PTM3 clock input or capture input
PD0/PTCK3/PTP3I/	PTP3I	PDS0 IFS2	ST	_	PTM3 capture input
CTIN/PTP0B/PTP0/TX	CTIN	PDS0 IFS0	ST		CAPTM input
	PTP0B	PDS0	_	CMOS	PTM0 inverted output
	PTP0	PDS0	_	CMOS	PTM0 output
	TX	PDS0	_	CMOS	UART serial data output

Rev. 1.00 14 April 13, 2023



Pin Name	Function	ОРТ	I/T	O/T	Description
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK2	PDS0 IFS3	ST	_	PTM2 clock input or capture input
	PTP2I	PDS0 IFS2	ST	_	PTM2 capture input
PD1/PTCK2/PTP2I/ INT/PTP0/HCO/RX/TX	INT	PDS0 IFS1 INTEG INTC0	ST	_	External interrupt input
	PTP0	PDS0		CMOS	PTM0 output
	HCO	PDS0	_	CMOS	Test pin for FHC
	RX/TX	PDS0 IFS1	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input /output in Single Wire Mode communication
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK1	PDS0 IFS3	ST	_	PTM1 clock input or capture input
PD2/PTCK1/PTP1I/ NFIN/PTP1B/HBO/	PTP1I	PDS0 IFS2	ST	_	PTM1 capture input
GAT	NFIN	PDS0 IFS1	ST	_	Noise filter input
	PTP1B	PDS0	-	CMOS	PTM1 inverted output
	НВО	PDS0	_	CMOS	Test pin for FHB
	GAT	PDS0	_	CMOS	Pulse width modulation complementary output
	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK0	PDS0 IFS3	ST	_	PTM0 clock input or capture input
PD3/PTCK0/PTP0I/ PTP1/HAO/GAB	PTP0I	PDS0 IFS2	ST	_	PTM0 capture input
	PTP1	PDS0	_	CMOS	PTM1 output
	HAO	PDS0	_	CMOS	Test pin for FHA
	GAB	PDS0	_	CMOS	Pulse width modulation complementary output
	PD4	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK3	PDS1 IFS3	ST	_	PTM3 clock input or capture input
PD4/PTCK3/PTP3I/ PTP2B/PTP1/GBT	PTP3I	PDS1 IFS2	ST	_	PTM3 capture input
	PTP2B	PDS1	_	CMOS	PTM2 inverted output
	PTP1	PDS1		CMOS	PTM1 output
	GBT	PDS1	_	CMOS	Pulse width modulation complementary output



Pin Name	Function	ОРТ	I/T	O/T	Description
	PD5	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK2	PDS1 IFS3	ST	_	PTM2 clock input or capture input
	PTP2I	PDS1 IFS2	ST	_	PTM2 capture input
PD5/PTCK2/PTP2I/ INT/PTP2/PTP1B/GBB	INT	PDS1 IFS1 INTEG INTC0	ST	_	External interrupt input
	PTP2	PDS1	_	CMOS	PTM2 output
	PTP1B	PDS1	_	CMOS	PTM1 inverted output
	GBB	PDS1	_	CMOS	Pulse width modulation complementary output
	PD6	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK1	PDS1 IFS3	ST		PTM1 clock input or capture input
PD6/PTCK1/PTP1//	PTP1I	PDS1 IFS2	ST	ŀ	PTM1 capture input
CTIN/AN10/PTP0/GCT	CTIN	PDS1 IFS0	ST	_	CAPTM input
	AN10	PDS1	AN	_	A/D converter external input channel
	PTP0	PDS1	_	CMOS	PTM0 output
	GCT	PDS1	_	CMOS	Pulse width modulation complementary output
	PD7	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTCK0	PDS1 IFS3	ST		PTM0 clock input or capture input
PD7/PTCK0/PTP0I/ NFIN/PTP3/PTP0B/	PTP0I	PDS1 IFS2	ST	_	PTM0 capture input
GCB	NFIN	PDS1 IFS1	ST		Noise filter input
	PTP3	PDS1	_	CMOS	PTM3 output
	PTP0B	PDS1	_	CMOS	PTM0 inverted output
	GCB	PDS1	-	CMOS	Pulse width modulation complementary output
\\DD\\\\\DD	VDD	_	PWR		Digital positive power supply
VDD/AVDD	AVDD		PWR	_	Analog positive power supply
VSS/AVSS	VSS	_	PWR		Digital negative power supply, ground
V 00/AV 00	AVSS	_	PWR	_	Analog negative power supply, ground

Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option;

PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output;

NMOS: NMOS output; AN: Analog signal.

Rev. 1.00 16 April 13, 2023



Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to 6.0V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 105°C
I _{OH} Total	-80mA
I _{OL} Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~105°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
\/	Operating Voltage – HIRC	f _{SYS} =f _{HIRC} =20MHz	4.5	_	5.5	\/
V _{DD}	Operating Voltage – LIRC	f _{SYS} =f _{LIRC} =32kHz	4.5	_	5.5	, '

Operating Current Characteristics

Ta=-40°C~105°C

Symbol	bol Operating Mode		Test Conditions		Typ.	Max.	Unit
Syllibol		V _{DD}	Conditions	Min.	Typ.	IVIAX.	Oilit
	SLOW Mode – LIRC	5V	f _{SYS} =f _{LIRC} =32kHz	_/	30	50	μΑ
IDD	FAST Mode – HIRC	5V	f _{SYS} =f _{HIRC} =20MHz	_	9	12	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.00 17 April 13, 2023



Standby Current Characteristics

Ta=25°C, unless otherwise specify

Symbol	Standby Made		Test Conditions		Тур.	Max.	Max.	Unit
Syllibol	Standby Mode	V _{DD}	Conditions	Min.	īyp.	IVIAX.	@105°C	Ullit
	SLEEP Mode	5V	WDT off	_	0.5	2.0	8.0	
	SLEEP Mode	5V	WDT on	_	3	5	10	μΑ
I _{STB}	IDLE0 Mode – LIRC	5V	f _{SUB} on	_	5	10	12	
	IDLE1 Mode – HIRC	4.5V	f _{SUB} on, f _{SYS} =f _{HIRC} =20MHz	_	1.32	1.98	2.37	mΛ
	IDLET Mode – HIRC	5V	ISUB OII, ISYS-IHIRC-ZUIVIIIZ	_	2.50	3.30	3.96	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 5V.

Symbol Parameter		Test Conditions		Min.	Typ.	Max.	Unit
Symbol	Farameter	V _{DD}	Temp.	IVIIII.	iyp.	Wax.	Ullit
		E) /	25°C	-1%	20	+1%	
<u>,</u>	20MHz Writer Trimmed HIRC	5V	-40°C~105°C	-2.5%	20	+2.5%	MHz
THIRC	Frequency	4 EV/ E EV/	25°C	-2.5%	20	+2.5%	IVITZ
		4.5V~5.5V	-40°C~105°C	-3%	20	+3%	

Note: 1. The 5V value for V_{DD} is provided as this is the fixed voltage at which the HIRC frequency is trimmed by the writer.

2. The row below the 5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage.


Low Speed Internal Oscillator Characteristics - LIRC

Cymphal	Symbol Barameter		Test Conditions	Min	Typ.	Max.	Unit
Symbol	Parameter	V _{DD}	Temp.	Min.	Typ.	Wax.	Unit
f	LIBC Fraguency	.,	25°C	-10%	32	+10%	kHz
flirc	LIRC Frequency	V _{LVR} ~5.5V	-40°C~105°C	-50%	32	+60%	KΠZ
t _{START}	LIRC Start Up Time	_	-40°C~105°C	_		500	μs

Rev. 1.00 18 April 13, 2023



Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~105°C

Cumbal	Parameter		Test Conditions	Min.	Tren	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	WIIII.	Тур.	wax.	Unit
	System Start-up Time	_	$f_{SYS}=f_H\sim f_H$ / 64, $f_H=f_{HIRC}$	_	16	_	t _{HIRC}
	Wake-up from Condition where f _{SYS} is off	_	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{LIRC}
	System Start-up Time	_	f _{SYS} =f _H ~f _H / 64, f _H =f _{HIRC}	_	2	_	tн
tsst	Wake-up from Condition where f _{SYS} is on	_	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{SUB}
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	-	f_{HIRC} off \rightarrow on	_	16		t _{HIRC}
	System Reset Delay Time Reset Source from Power-on Reset or LVR Hardware Reset	_	RR _{POR} =5 V/ms				
t _{RSTD}	System Reset Delay Time LVRC/ WDTC Software Reset	_	_	14	16	18	ms
	System Reset Delay Time WDT Time-out Reset	_	_				
tsreset	Minimum Software Reset Width to Reset	X		45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols $t_{\rm HIRC}$, $t_{\rm SYS}$ etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{\rm HIRC}$ =1/ $f_{\rm HIRC}$, $t_{\rm SYS}$ =1/ $f_{\rm SYS}$ etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.00 19 April 13, 2023



Input/Output Characteristics

Ta=-40°C~105°C

Cumbal	Parameter		Test Conditions	Min.	Trem	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	iviin.	Тур.	wax.	Unit
VII	Input Low Voltage for I/O Ports	5V	_	0	_	1.5	V
VIL	input Low Voltage for 1/O Forts	_	_	0	_	0.2V _{DD}	V
VIH	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
VIH	imput riigii voitage ioi i/O i oits	_	_	0.8V _{DD}	_	V_{DD}	V
lou	Sink Current for I/O Ports	4.5V	Vol =0.1Vpp	16	32	_	mA
IOL	Sink Current for 1/O 1 Orts	5V	VOL-0.1 V DD	32	65	_	mA
Іон	Source Current for I/O Ports	4.5V	V _{OH} =0.9V _{DD}	-4	-8		mA
ТОН	Source Current for 1/O 1 orts	5V	VOH-0.9 V DD	-8	-16	_	mA
R _{PH}	Pull-high Resistance for I/O Ports(1)	4.5V	_	20	60	100	kΩ
TYPH	T diffright resistance for 1/O T orts	5V		10	30	50	kΩ
I _{LEAK}	Input Leakage Current	5V	V _{IN} =V _{DD} or V _{IN} =V _{SS}	_	_	±1	μΑ
t _{TPI}	PTP0I Input Pin Minimum Pulse Width	_	_	50	_	_	ns
чтрі	PTP1I~PTP3I Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t _{TCK}	PTCKn Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
f _{TMCLK}	PTMn Maximum Timer Clock Source Frequency	5V	_		_	1	f _{sys}
t _{CPW}	PTM minimum capture pulse width			t _{CPW} ⁽²⁾	_	_	t _{TMCLK}
t _{INT}	External Interrupt Minimum Pulse Width	-	_	10	_	_	μs

Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

2. For PTMn:

If PTnCAPTS=0, then t_{CPW} =max($2 \times t_{TMCLK}$, t_{TPI})

If PTnCAPTS=1, then t_{CPW} =max($2 \times t_{TMCLK}$, t_{TCK})

Ex1: If PT1CAPTS=0, f_{TMCLK} =16MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex2: If PT1CAPTS=1, f_{TMCLK} =16MHz, t_{TCK} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex3: If PT1CAPTS=0, f_{TMCLK}=8MHz, t_{TP1}=0.3μs, then t_{CPW}=max(0.25μs, 0.3μs)=0.3μs

Ex4: If PT1CAPTS=0, f_{TMCLK} =4MHz, t_{TP1} =0.3 μ s, then t_{CPW} =max(0.5 μ s, 0.3 μ s)=0.5 μ s

Where $t_{TMCLK}=1/f_{TMCLK}$

Memory Electrical Characteristics

Ta=-40°C~105°C, unless otherwise specify

Symbol	Parameter		Test Conditions	Min.	Tun	May	Linit
		V _{DD}	Conditions	IVIIII.	Тур.	Max.	Unit
V _{RW}	V _{DD} for Read/Write	_	_	V_{DDmin}	-	V_{DDmax}	V
Flash Pr	ogram Memory						
	ROM Erase Time	_	_	2.273	2.500	2.778	ms
t _{FER}	IAD Franc Time		FWERTS bit=0	_	3.2	3.9	ma
	IAP Erase Time	_	FWERTS bit=1	_ (3.7	4.5	ms

Rev. 1.00 20 April 13, 2023



Comple at	Domenton		Test Conditions	Min	T	Marr	I I m i 4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
	ROM Write Time	_	_	1.364	1.500	1.667	ms
t _{FWR}	IAP Write Time		FWERTS bit=0	_	2.2	2.7	ms
	IAF WIILE TIME		FWERTS bit=1	_	3.0	3.6	1115
E _P	Cell Endurance	_	_	100K	_	_	E/W
t _{RETD}	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
t _{ACTV}	ROM Activation Time – Wake-up from Power Down Mode ⁽¹⁾	_	_	32	_	64	μs
Data EE	PROM Memory				,		
	FEDDOM Misto Time (bute mode)		EWERTS bit=0	_	5.4	6.6	- ma
.	EEPROM Write Time (byte mode)		EWERTS bit=1	_	6.7	8.1	ms
t _{EEWR}	EEPROM Write Time (page mode)		EWERTS bit=0	_	2.2	2.7	ms
	EEFROM Write Time (page mode)	_	EWERTS bit=1	_	3.0	3.6	1115
teeer	EEPROM Erase Time		EWERTS bit=0	_	3.2	3.9	ms
LEEER	EEFROW Elase Tille		EWERTS bit=1	_	3.7	4.5	1115
E _P	Cell Endurance	_	/ / \ -	100K	_	_	E/W
t _{RETD}	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Da	ta Memory						
V _{DR}	RAM Data Retention Voltage		_	1	_	_	V

Note: 1. The ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wake-up from the power down mode.

LVR/LVD Electrical Characteristics

Ta=-40°C~105°C

Cumbal	Downwater		Test Conditions	Min	Tren	May	I Imia
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{LVR}	Low Voltage Reset Voltage	_ `	LVR enable, voltage select 3.15V	-3%	3.15	+3%	V
			LVD enable, voltage select 3.3V	-5%	3.3	+5%	
V_{LVD}	Low Voltage Detection Voltage	_	LVD enable, voltage select 3.6V	-5%	3.6	+5%	V
			LVD enable, voltage select 4.0V	-5%	4.0	+5%	
I _{LVRLVD}	Operating Current	5V	LVD enable, LVR enable, V _{LVR} =3.15V, V _{LVD} =3.6V	_	10	15	μA
t _{LVDS}	LVDO Stable Time	_	For LVR enable, LVD off \rightarrow on	_	_	18	μs
			TLVR[1:0]=00B	120	240	480	μs
	Minimum Low Voltage Width		TLVR[1:0]=01B	0.5	1.0	2.0	
t _{LVR}	to Reset	_	TLVR[1:0]=10B	1	2	4	ms
			TLVR[1:0]=11B	2	4	8	
t _{LVD}	Minimum Low Voltage Width to Interrupt	_	- 6	60	120	240	μs
I _{LVR}	Additional Current for LVR Enable	_	LVD disable	_	-	14	μΑ

^{2. &}quot;E/W" means Erase/Write times.



A/D Converter Electrical Characteristics

Ta=-40°C~105°C, unless otherwise specify

Cumbal	Parameter		Test Conditions	Min.	Tim	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	WIII.	Тур.	wax.	Unit
V _{ADI}	A/D Converter Input Voltage	_	_	0	_	V _{REF}	V
V _{REF}	A/D Converter Reference Voltage	_	_	2	_	V _{DD}	V
N _R	Resolution	_	_	_	_	12	Bit
DNL	Differential Non-linearity	_	V _{REF} =AV _{DD} =V _{DD} , no load, t _{ADCK} =0.8μs, Ta=-40°C~105°C	-3	_	3	LSB
INL	Integral Non-linearity	_	V _{REF} =AV _{DD} =V _{DD} , no load, t _{ADCK} =0.8μs, Ta=-40°C~105°C	-4	_	4	LSB
I _{ADC}	Additional Current for A/D Converter Enable	5V	No load (t _{ADCK} =0.8µs)	_	850	1000	μA
t _{ADCK}	Clock Period	_	2.2V≤V _{DD} ≤5.5V	0.8	_	10.0	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t _{ADS}	A/D Sampling Time	_	_	_	4	_	t _{ADCK}
t _{ADC}	A/D Conversion Time (Include ADC Sample and Hold Time)		_	_	16	_	tadck

Reference Voltage Electrical Characteristics

Ta=-40°C~105°C, unless otherwise specified

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	Typ.	IVIAX.	Oint
V _{BGREF}	Bandgap Reference Voltage	4.5V~5.5V	_	-1%	1.2	+1%	V
I _{BGREF}	Operating Current	5.5V	_	_	25	35	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz		300	_	μV _{RMS}
I _{SD}	Shutdown Current	_	VBGREN=0	_	_	0.1	μA
tstart	Startup Time	4.5V~5.5V	Ta=25°C	_/	_	400	μs

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

- $2.\,A\,0.1\mu F$ ceramic capacitor should be connected between VDD and ground.
- 3. The V_{BGREF} voltage is used as the A/D converter PGA internal signal input.

Rev. 1.00 22 April 13, 2023



OCP Electrical characteristics

Ta=-40°C~105°C

Cumbal	Dovomotov		Test Conditions	Min	Tren	May	I Imia
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	V _{LVR}	_	5.5	V
Госр	Operating Current	5V	C0HYEN=0 OPAVS[2:0]=111 OPCM=80H	_	450	600	μА
V _{REF}	DAC Reference Voltage	_	_	2.2	_	V_{DD}	V
Vos_cmp	Comparator Input Offset Voltage	5V	Without calibration	-15	_	15	mV
V _{HYS0}	Hysteresis	5V	Comparator 0	50	100	150	mV
V _{CM_CMP}	Comparator Common Mode Voltage Range	5V	_	Vss	_	V _{DD} - 1.4	V
V _{OS_OPA}	OPA Input Offset Voltage	5V	Without calibration (AOF[4:0]=10000B)	-15	_	15	mV
		5V	With calibration	-2	_	2	mV
V _{CM_OPA}	OPA Common Mode Voltage Range	5V	_	Vss	_	V _{DD} - 1.4	V
Vor	OPA Maximum Output Voltage Range	5V	_	V _{SS} + 0.1	_	V _{DD} - 0.1	V
Ga	PGA Gain Accuracy	5V	All gain	-5		5	%
DNL	Differential Non-linearity	5V	DAC V _{REF} =V _{DD}	_	_	±1	LSB
INL	Integral Non-linearity	5V	DAC V _{REF} =V _{DD}	_	_	±1.5	LSB


Comparator Electrical Characteristics

Ta=-40°C~105°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	WIII.	Тур.	wax.	Unit
Ісмр	Additional Current for Comparator Enable	5V	_	_	_	200	μA
I _{CSTB}	Comparator Power Down Current	5V	Comparator disable	_	_	0.1	μΑ
V _{HYS}	Hysteresis	5V	Comparator 0	0	0	5	mV
VHYS	nysteresis	30	Comparator 1, 2, 3	10	40	60	mV
V _{СМ}	Input Common Mode Voltage Range	5V	_	0.1	_	V _{DD} -1.4	V
Aol	Comparator Open Loop Gain	5V	6 -	60	80	_	dB
t _{RP}	Comparator Response Time	5V	With 100mV overdrive ^{(1) (2)}		200	400	ns

Note: 1. Measured with comparator one input pin at $V_M = (V_{DD}-1.4)/2$ while the other pin input transition from V_{SS} to $(V_M+100mV)$ or from V_{DD} to $(V_M-100mV)$.

2. Load Condition: C_{LOAD}=50pF





DNF Electrical Characteristics


Ta=-40°C~105°C

Symbol	l Parameter		Test Conditions	Min.	Typ.	Max.	Unit
Symbol	raiailletei	V _{DD}	Conditions	IVIIII.	тур.	IVIAA.	Ollit
t _{NFIN}	Digital Noise Filter Capture Pulse Width	_	f _{SYS} =f _{HIRC}	4	_	128	1/f _{SYS}

Power-on Reset Characteristics

Ta=-40°C~105°C

Cumbal	Damanatan		Test Conditions	Min.	Time	May	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	Тур.	Max.	Oilit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset	_		1	_	_	ms



System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which needs one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms

Rev. 1.00 24 April 13, 2023



one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clock and Pipelining



Instruction Fetching

Program Counter - PC

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
High Byte	Low Byte (PCL)					
PC12~PC8	PCL7~PCL0					

Program Counter

Rev. 1.00 25 April 13, 2023




The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Program Counter Read Registers

The Program Counter Read registers are a read only register pair for reading the program counter value which indicates the current program execution address. Read the low byte register first then the high byte register. Reading the low byte register, PCRL, will read the low byte data of the current program execution address, and place the high byte data of the program counter into the 8-bit PCRH buffer. Then reading the PCRH register will read the corresponding data from the 8-bit PCRH buffer.

The following example shows how to read the current program execution address. When the current program execution address is 123H, the steps to execute the instructions are as follows:

- (1) MOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H;
 - MOV A, PCRH \rightarrow the ACC value is 01H.
- (2) LMOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H; LMOV A, PCRH \rightarrow the ACC value is 01H.



PCRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Program Counter Read Low byte register bit $7 \sim$ bit 0

PCRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	D12	D11	D10	D9	D8
R/W	_	_	_	R	R	R	R	R
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit $4\sim0$ **D12\simD8**: Program Counter Read High byte register bit $4\sim$ bit 0

Rev. 1.00 26 April 13, 2023




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. For this device the stack has 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, STKPTR[2:0]. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



STKPTR Register

Bit	7	6	5	4	3	2	1	0
Name	OSF	_	_	_	_	D2	D1	D0
R/W	R/W	<u> </u>	_	_/	_	R	R	R
POR	0	_	_	_	_	0	0	0

Bit 7 **OSF**: Stack overflow flag

0: No stack overflow occurred

1: Stack overflow occurred

When the stack is full and a CALL instruction is executed or when the stack is empty and a RET instruction is executed, the OSF bit will be set high. The OSF bit is cleared only by software and cannot be reset automatically by hardware.

Bit 6~3 Unimplemented, read as "0"

Bit $2\sim 0$ **D2\simD0**: Stack pointer register bit $2\sim$ bit 0

The following example shows how the Stack Pointer and Stack Overflow Flag change when program branching conditions occur.

(1) When the CALL subroutine instruction is executed 9 times continuously and the RET instruction is not executed during the period, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

CALL Execution Times	0	1	2	3	4	5	6	7	8	9
STKPTR[2:0] Bit Value	0	1	2	3	4	5	6	7	0	1
OSF Bit Value	0	0	0	0	0	0	0	0	0	1

Rev. 1.00 27 April 13, 2023



- (2) When the OSF bit is set high and not cleared, it will remain high no matter how many times the RET instruction is executed.
- (3) When the stack is empty, the RET instruction is executed 8 times continuously, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

RET Execution Times	0	1	2	3	4	5	6	7	8
STKPTR[2:0] Bit Value	0	7	6	5	4	3	2	1	0
OSF Bit Value	0	1	1	1	1	1	1	1	1

Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

Arithmetic operations:
 ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
 LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA

Logic operations:
 AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
 LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA

Rotation:
 RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,
 LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC

 Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC

 Branch decision:
 JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA

Rev. 1.00 28 April 13, 2023




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $8K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a pair of data table pointer registers.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the data table is located in sector 0. If the data table is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.






Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "1F00H" which refers to the start address of the last page within the 8K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "1F06H" or 6 locations after the start of the last page if using the the "TABRDL [m]" or "LTABRDL [m]" instruction. Note that the value for the table pointer is referenced to the specified address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. In this case the high byte of the table data which is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db?
               ; temporary register #1
               ; temporary register #2
tempreg2 db?
               ; initialise low table pointer - note that this address is referenced
mov a,06h
mov tblp,a
               ; to the last page or the page that thhp pointed
               ; initialise high table pointer
mov a,1fh
mov tbhp,a
               ; it is not necessary to set thhp if executing tabrdl or ltabrdl
tabrd tempreq1; transfers value in table referenced by table pointer
               ; data at program memory address "1F06H" transferred to tempreg1 and TBLH
dec tblp
               ; reduce value of table pointer by one
tabrd tempreg2; transfers value in table referenced by table pointer
               ; data at program memory address "1F05H" transferred to tempreg2 and TBLH
               ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
               ; to tempreg2
               ; the value "OOH" will be transferred to the high byte register TBLH
```

Rev. 1.00 30 April 13, 2023



org 1F00h; set initial address of last page dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh

In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply (5V)
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support - OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin.

Rev. 1.00 31 April 13, 2023



When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply (5V)
VSS	VSS	Ground

In Application Programming - IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of the IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.

Operations	Format						
Erase	32 words/page						
Write	32 words/time						
Read	1 word/time						
Note: Page size=Write buffer size=32 words.							


IAP Operation Format

Rev. 1.00 32 April 13, 2023



Page	FARH	FARL[7:5]	FARL[4:0]
0	0000 0000	000	
1	0000 0000	001	
2	0000 0000	010	
3	0000 0000	011	
4	0000 0000	100	Tag Address
:	:	:	
:	:	:	
254	0001 1111	110	
255	0001 1111	111	

Page Number and Address Selection



Flash Memory IAP Read/Write Structure

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to zero by hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific Flash memory page specified by the memory address bits, FA12~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the Flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the Flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by hardware. Note that the write buffer should be cleared manually by the application program when the data written into the Flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

Rev. 1.00 33 April 13, 2023



IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers, located in Sector 1. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2. As all the registers are located in Sector 1, they can be addressed directly using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
FC1	D7	D6	D5	D4	D3	D2	D1	D0
FC2	_	_	_	_	_	_	FWERTS	CLWB
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	_	_	_	FA12	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

IAP Register List

FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CFWEN: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing a "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set to 1 by hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4 FMOD2~FMOD0: Flash memory Mode selection

000: Write Mode

001: Page Erase Mode

010: Reserved

011: Read Mode

100: Reserved

101: Reserved

110: Flash memory Erase/Write function Enable Mode

111: Reserved

These bits are used to select the Flash Memory operation modes. Note that the "Flash

Rev. 1.00 34 April 13, 2023



memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.

Bit 3 FWPEN: Flash memory Erase/Write function enable procedure Trigger

- 0: Erase/Write function enable procedure is not triggered or procedure timer times out
- 1: Erase/Write function enable procedure is triggered and procedure timer starts to

This bit is used to activate the Flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared by hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.

Bit 2 FWT: Flash memory write initiate control

- 0: Do not initiate Flash memory write or indicating that a Flash memory write process has completed
- 1: Initiate Flash memory write process

This bit is set by software and cleared by hardware when the Flash memory write process has completed.

- Bit 1 FRDEN: Flash memory read enable control
 - 0: Flash memory read disable
 - 1: Flash memory read enable

This is the Flash memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.

- Bit 0 FRD: Flash memory read initiate control
 - 0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed
 - 1: Initiate Flash memory read process

This bit is set by software and cleared by hardware when the Flash memory read process has completed.

- Note: 1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
 - 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
 - Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
 - Ensure that the read, erase or write operation is totally complete before executing other operations.

FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.

Rev. 1.00 35 April 13, 2023



• FC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	FWERTS	CLWB
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **FWERTS**: Erase time and Write time selection

0: Erase time is 3.2ms (t_{FER}) / Write time is 2.2ms (t_{FWR})

1: Erase time is 3.7ms (t_{FER}) / Write time is 3.0ms (t_{FWR})

Bit 0 CLWB: Flash memory Write Buffer Clear control

0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed

1: Initiate Write Buffer Clear process

This bit is set by software and cleared by hardware when the Write Buffer Clear process has completed.

FARL Register

	Bit	7	6	5	4	3	2	1	0
	Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **FA7~FA0**: Flash Memory Address bit $7 \sim \text{bit } 0$

FARH Register

Bit	7	6	5	4	3	2	1	0
Name			_	FA12	FA11	FA10	FA9	FA8
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 FA12~FA8: Flash Memory Address bit 12 ~ bit 8

FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The first Flash Memory data word bit $7 \sim \text{bit } 0$

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D15\simD8**: The first Flash Memory data word bit $15 \sim$ bit $8 \sim$

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.

Rev. 1.00 36 April 13, 2023



• FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The second Flash Memory data word bit $7 \sim \text{bit } 0$

FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ D15~D8: The second Flash Memory data word bit $15 \sim$ bit 8

FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7\simD0**: The third Flash Memory data word bit $7\sim$ bit 0

FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D15 \sim D8**: The third Flash Memory data word bit $15 \sim$ bit $8 \sim$

• FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7~D0**: The fourth Flash Memory data word bit $7\sim$ bit 0

• FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D15\simD8**: The fourth Flash Memory data word bit $15\sim$ bit 8



Flash Memory Erase/Write Flow


It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the Flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the Flash memory address to select the desired erase page, tag address and then erase this page.
 - For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the Flash memory contents and to check if the contents is 0000h or not. If the Flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the Flash memory contents and check if the written data is correct or not. If the data read from the Flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.

Rev. 1.00 38 April 13, 2023





Note: The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



Flash Memory Erase/Write Function Enable Procedure

The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the Flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.


Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD [2:0] bits in the FC0 register to select the Flash Memory Erase/Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.

Rev. 1.00 40 April 13, 2023





Flash Memory Erase/Write Function Enable Procedure



Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the Flash memory can be loaded into the write buffer. The selected Flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific Flash memory page specified by the memory address bits, FA12~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA12~FA5, specify.


Flash Memory Consecutive Write Description

The maximum amount of write data is 32 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data word should be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.
 - Go to step 2 if the erase operation is not successful.
 - Go to step 4 if the erase operation is successful.
- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 32 words.
- Set the FWT bit high to write the data words from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.
 - If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.
 - Go to step 8 if the write operation is successful.
- 8. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 42 April 13, 2023





Flash Memory Consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Flash Memory Non-consecutive Write Description

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

- 8. Setup the desired address ADDR2 in the FARH and FRARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the Flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.


If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

Go to step 11 if the write operation is successful.

11. Clear the CFWEN bit low to disable the Flash memory erase/write function.

Rev. 1.00 44 April 13, 2023





Flash Memory Non-consecutive Write Procedure

Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Important Points to Note for Flash Memory Write Operations


- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the Flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the Flash memory the Flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the Flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same Flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the Flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the Flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired Flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the Flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the Flash memory read operation is executed.

Rev. 1.00 46 April 13, 2023





Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2. It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.


Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value.

Structure

The Data Memory is subdivided into two sectors, all of which are implemented in 8-bit wide RAM. In Special Purpose Data Memory most of the registers are accessible in Sector 0 while several registers are only accessible in Sector 1. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory		Purpose Memory
Located Sectors	Capacity	Sector: Address
0, 1	2048×8	0: 80H~FFH 1: 80H~FFH : 15: 80H~FFH

Data Memory Summary



Rev. 1.00 48 April 13, 2023



Data Memory Addressing

For the device that supports the extended instructions, the desired Data Memory Sector is selected by the MP1H or MP2H register and the certain Data Memory address in the pointed sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sector except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 12 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.00 49 April 13, 2023



00H		Sector 0	Sector 1		Sector 0	Sector 1
1871 1871 1871 1872 1872 1872 1873 1874 1872 1872 1874	00H	IAR0		40H	PWMC	EEC
MP1L	01H	MP0		41H	OCPS	
04H MP1H MP1C1 IICD 06H PCL PCRL 06H PCL PCRL 07H TBLP PCRH 08H TBLP PCRH 08H TBLP STKPTR 08H TBLP PCRH 09H TBHP 09H TBH	02H	IAR1		42H	HDCR	IICC0
SFH ACC SFH MPTC2 IICA	03H	MP1L		43H	HDCD	IICC1
PCL	04H	MP1H		44H	MPTC1	IICD
TBLP	05H	ACC		45H	MPTC2	IICA
TBLP	06H	PCL	PCRL	46H	PTM1C0	IICTOC
OBH	07H			47H		USR
09H TBHP 49H PTM1DH UCR2 0BH STATUS 4AH PTM1AL UCR3 0BH ACH PTM1AH BRDH 0CH MP2H 4CH PTM1RPL DER 0EH MP2H 4CH PTM0CD TXR RXR 0FH RSTEC 4FH PTM0C1 RxCNT 10H HIRCC 50H PTM0C1 RxCNT 11H LVDC 51H PTM0DL FC0 12H LVRC 52H PTM0DL FC0 12H LVDC 51H PTM0DL FC0 12H LVDC 52H PTM0DL FC0 12H LVDC 53H PTM0DL FC0 12H LVDC 53H PTM0DL FC0 14H PA CRCCR 54H PTM0BH FC0 14H PA CRCCR 54H PTM0BH FD0L 17H PAWU CRCDH	08H	TBLH		48H		
OAH	09H			49H		
BBH						
OCH						
DDH		IAR2				
OEH MPZH 4EH PTMOC0 TXR RXR 0FH RSTFC 4FH PTMOC1 RxCNT 10H HIRCC 50H PTMOC2 FC 11H LVDC 51H PTMODL FCO 13H SCC 52H PTMODH FCI 13H SCC 53H PTMOBL FC2 14H PA CRCCR 54H PTMOBL FARH 16H PAPU CRCDL 56H PTMOBH FDOH 17H PAWU CRCDH 57H PTMOBH FDOH 18H WDTC 58H PTMORPH FDOH 18H WDTC 59H MDUWRD FDOH 18H INTCG 54H PTMORPH FDOH 18H INTCG 54H MDUWRD FDOH 18H INTCG 58H MDUWRD FDOH 18H INTCG 58H MDUWRD FDOH 18H						
OFH RSTFC 4FH PTMOC1 RxCNT 10H HIRCC 50H PTMOD2						
10H						
11H						10,0111
12H						EC0
13H						
14H						
15H			CDCCD			
16H						
17H						
18H						
TBC			CRODH			
1AH						
18H						
1CH						
1DH						
1EH INTC3 5EH MDUWR5 IFS0 1FH PWMCS 5FH MDUWCTRL IFS0 20H PB 60H DUTR0L IFS2 21H PBC 61H DUTR0H IFS3 22H PBPU 62H DUTR1L HDCT0 23H PC 63H DUTR1H HDCT0 23H PCC 64H DUTR2L HDCT2 24H PCQU 65H DUTR2H HDCT3 26H SADC0 66H PRDRL HDCT3 26H SADC1 67H PRDRH HDCT3 28H SADC2 68H PWMRL HDCT4 29H CAPTC0 68H PWMRL HDCT6 29H CAPTM0L IECC 68H PWMMB HDCT7 20H CAPTMDL IECC 68H PWMMD HDCT9 20H CAPTMDL PAS0 6CH MCF HDCT10 20H <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Temporary Temp						
PB						
PBC	1FH	PWMCS		5FH	MDUWCTRL	IFS1
PBPU	20H	PB		60H	DUTR0L	IFS2
PC	21H	PBC		61H	DUTR0H	IFS3
24H PCC 64H DUTR2L HDCT2 25H PCPU 65H DUTR2H HDCT3 26H SADC0 66H PRDRL HDCT3 27H SADC1 67H PRDRL HDCT5 28H SADC2 68H PWMRL HDCT6 29H CAPTC0 69H PWMRH HDCT6 29H CAPTC1 6AH PWMRH HDCT7 2AH CAPTMDL IECC 6BH PWMMD HDCT8 2BH CAPTMDL PAS0 6CH MCF HDCT10 2CH CAPTMAL PAS1 6DH MCD HDCT10 2CH CAPTMAL PAS1 6DH MCD HDCT10 2EH CAPTMAL PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 MFI0 31H ADCR2	22H	PBPU		62H	DUTR1L	HDCT0
25H PCPU 65H DUTR2H HDCT3 26H SADC0 66H PRDRL HDCT4 27H SADC1 67H PRDRH HDCT5 28H SADC2 68H PWMRL HDCT6 29H CAPTC0 69H PWMRH HDCT7 2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT10 2CH CAPTMAL PAS0 6CH MCD HDCT10 2CH CAPTMAL PAS1 6DH MCD HDCT10 2EH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMCL PBS1 6FH DTS DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 PTM3C0	23H			63H	DUTR1H	HDCT1
26H SADC0 66H PRDRL HDCT4 27H SADC1 67H PRDRH HDCT5 28H SADC2 68H PWMRL HDCT6 29H CAPTC0 69H PWMRL HDCT6 29H CAPTC1 68H PWMRH HDCT7 2AH CAPTMDL IECC 6BH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT9 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT10 2DH CAPTMCL PBS1 6FH DTC VBGRC	24H	PCC		64H	DUTR2L	HDCT2
27H SADC1 67H PRDRH HDCT5 28H SADC2 68H PWMRL HDCT6 29H CAPTC0 69H PWMRH HDCT7 2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT8 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT10 2DH CAPTMCL PBS1 6FH DTS PTM3C 7DH 3DH ADDCR2 PCS1 71H MFI0	25H	PCPU		65H	DUTR2H	HDCT3
28H SADC2 68H PWMRL HDCT6 29H CAPTC0 69H PWMRH HDCT7 2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT8 2BH CAPTMDH PAS0 6CH MCF HDCT10 2CH CAPTMAL PAS1 6DH MCD HDCT11 2CH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMCL PBS1 6FH DLC VBGRC 30H CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 PTM3C0 31H ADCR2 PCS1 71H MFI1 PTM3C0 PTM3C1 32H ADDL PDS0 72H MFI2 PTM3C1 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL PTM3DL PTM3DL PTM3D	26H	SADC0		66H	PRDRL	HDCT4
29H CAPTC0 69H PWMRH HDCT7 2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT8 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT10 2DH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 PTM3C0 31H ADCR2 PCS1 71H MFI1 PTM3C0 PTM3C0 32H ADDL PDS0 72H MFI2 PTM3C1 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM	27H	SADC1		67H	PRDRH	HDCT5
2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT9 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 71H MFI0 MFI0 71H MFI0 71H <td>28H</td> <td>SADC2</td> <td></td> <td>68H</td> <td></td> <td>HDCT6</td>	28H	SADC2		68H		HDCT6
2AH CAPTC1 6AH PWMME HDCT8 2BH CAPTMDL IECC 6BH PWMMD HDCT9 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 71H MFI0 MFI0 71H MFI0 71H <td>29H</td> <td>CAPTC0</td> <td></td> <td>69H</td> <td>PWMRH</td> <td>HDCT7</td>	29H	CAPTC0		69H	PWMRH	HDCT7
2BH CAPTMDL IECC 6BH PWMMD HDCT9 2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0<	2AH	CAPTC1		6AH		HDCT8
2CH CAPTMDH PAS0 6CH MCF HDCT10 2DH CAPTMAL PAS1 6DH MCD HDCT11 2EH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0<	2BH	CAPTMDL	IECC	6BH	PWMMD	HDCT9
ZEH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 31H ADCR2 PCS1 71H MFI1 PTM3C0 32H ADDL PDS0 72H MFI2 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DL 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 78H PDC PTM3RPH 39H SADOL PTM2RPL 7AH TLVRC 38H ADLVDH PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH	2CH	CAPTMDH	PAS0	6CH		
ZEH CAPTMAH PBS0 6EH DTS 2FH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 MFI0 31H ADCR2 PCS1 71H MFI1 PTM3C0 32H ADDL PDS0 72H MFI2 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DL 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 78H PDC PTM3RPH 39H SADOL PTM2RPL 7AH TLVRC 38H ADLVDH PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH	2DH			6DH		
ZFH CAPTMCL PBS1 6FH PLC VBGRC 30H CAPTMCH PCS0 70H MFI0 31H ADCR2 PCS1 71H MFI1 PTM3C0 32H ADDL PDS0 72H MFI2 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3AH 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 78H PDC PTM3RPH 39H SADOL PTM2RPL 7AH TLVRC 38H ADLVDH PTM2RPH 7AH TLVRC 38H ADLVDL PTM2RPH 7CH HCHK_NUM 30H ADHVDH EEAL 7DH HINF_VIH <td>2EH</td> <td></td> <td></td> <td></td> <td></td> <td></td>	2EH					
30H CAPTMCH PCS0 70H MFI0 31H ADCR2 PCS1 71H MFI0 32H ADDL PDS0 72H MFI2 PTM3C0 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 79H PDC PTM3RPH 39H SADOL PTM2RPL 7AH TLVRC 38H ADLVDH PTM2RPL 7AH TLVRC 38H ADLVDL PTM2RPH 7AH TLVRC 3BH ADLVDL PTM2RPH 7CH HCHK_NUM 3CH ADHVDH FCH HCHK_NUM 3CH ADHVDL EEA		CAPTMCL	PBS1			VBGRC
31H ADCR2 PCS1 71H MFI1 PTM3C0 32H ADDL PDS0 72H MFI2 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DL 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 38H ADLVDH PTM2RPL 7AH TLVRC 38H ADLVDL PTM2RPH 7BH TCH HCHK_NUM 3CH ADHVDL EEAL 7DH HNF_VIH NF_VIH	30H		PCS0		MFI0	
32H ADDL PDS0 72H MFI2 PTM3C1 33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3DH 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH TLVRC 3CH ADHVDH 7CH HCHK_NUM TCH 3CH ADHVDL EEAL 7DH HNF_VIH						PTM3C0
33H CMPSEL PDS1 73H MFI3 PTM3DL 34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AH 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 7M3RPH 3AH ADLVDH PTM2RPH 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH TCH HCHK_NUM 3CH ADHVDH EEAL 7DH HNF_WSEL NF_VIH						
34H CMPC PTM2C0 74H MFI4 PTM3DH 35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 7CH HCHK_NUM 3CH ADHVDH 7CH HCHK_NUM 7CH HNF_MSEL 3CH ADHVDL EEAL 7DH HNF_VIH NF_VIH						
35H OPOMS PTM2C1 75H MFI5 PTM3AL 36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_VIH						
36H OPCM PTM2DL 76H MFI6 PTM3AH 37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH TCH HCHK_NUM 3CH ADHVDH EEAL 7DH HNF_MSEL TCH NF_VIH 3EH HINTEG EEAH 7EH NF_VIH NF_VIH						
37H OPACAL PTM2DH 77H PD PTM3RPL 38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH						
38H SADOH PTM2AL 78H PDC PTM3RPH 39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH						
39H SADOL PTM2AH 79H PDPU 3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH						
3AH ADLVDH PTM2RPL 7AH TLVRC 3BH ADLVDL PTM2RPH 7BH 3CH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH						FINIORFI
3BH ADLVDL PTM2RPH 7BH 3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH						
3CH ADHVDH 7CH HCHK_NUM 3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH					ILVIC	
3DH ADHVDL EEAL 7DH HNF_MSEL 3EH HINTEG EEAH 7EH NF_VIH			FINZRPH		HCHK MINA	-
3EH HINTEG EEAH 7EH NF_VIH			EEAL			
						-
OFFI POUK EEU /FM NF_VIL						
	JFП	POUR	EEN	/FH	INF_VIL	

: Unused, read as 00H : Reserved, cannot be changed otherwise specified

Special Purpose Data Memory

Rev. 1.00 50 April 13, 2023



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding extended instructions which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example 1

```
data .section 'data
adres1
        db?
         db?
adres2
         db?
adres3
adres4
         db?
         dh?
block
code .section at 0 'code
org 00h
start:
     mov a, 04h
                              ; setup size of block
     mov block, a
     mov a, offset adres1
                              ; Accumulator loaded with first RAM address
     mov mp0, a
                              ; setup memory pointer with first RAM address
loop:
     clr IARO
                              ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```



Indirect Addressing Program Example 2

```
data .section 'data'
adres1
       db?
adres2
        db?
        db?
adres3
        db?
adres4
block
        db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                             ; setup size of block
     mov block, a
     mov a, 01h
                             ; setup the memory sector
     mov mp1h, a
     mov a, offset adres1
                             ; Accumulator loaded with first RAM address
     mov mp11, a
                             ; setup memory pointer with first RAM address
     clr IAR1
                              ; clear the data at address defined by MP1L
     inc mp11
                              ; increment memory pointer MP1L
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example using Extended Instructions

```
data .section 'data'
temp db?
code .section at 0 'code
org 00h
start:
     lmov a, [m]
                              ; move [m] data to acc
    lsub a, [m+1]
                              ; compare [m] and [m+1] data
                              ; [m]>[m+1]?
     snz c
     jmp continue
                              ; no
     lmov a, [m]
                              ; yes, exchange [m] and [m+1] data
     mov temp, a
     lmov a, [m+1]
     lmov [m], a
     mov a, temp
     lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Rev. 1.00 52 April 13, 2023



Program Counter Low Byte Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register - STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

Rev. 1.00 53 April 13, 2023



In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	TO	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	Х	Х	0	0	Х	Х	Х	Х

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result

Bit 6 CZ: The operational result of different flags for different instructions

For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.

For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation Z flag

For other instructions, the CZ flag will not be affected.

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

Rev. 1.00 54 April 13, 2023



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 512×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register pair, a data register and a single control register in sector 1.

EEPROM Registers

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. All the registers are located in sector 1, can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit						
Name	7	6	5	4	3	2	1	0
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
EEAH	_	_	<u> </u>	_	_	_	_	EEAH0
EED	D7	D6	D5	D4	D3	D2	D1	D0
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD

EEPROM Register List

EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **EEAL7~EEAL0**: Data EEPROM low byte address bit $7 \sim$ bit 0

• EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	-		EEAH0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM high byte address bit 0

Rev. 1.00 55 April 13, 2023



• EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: Data EEPROM data bit $7 \sim$ bit 0

EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 EWERTS: Data EEPROM Erase time and Write time selection

0: Erase time is 3.2ms (t_{EEER}) / Write time is 2.2ms (t_{EEWR})

1: Erase time is 3.7ms (t_{EEER}) / Write time is 3.0ms (t_{EEWR})

Bit 6 **EREN**: Data EEPROM erase enable

0: Disable

1: Enable

This bit is used to enable Data EEPROM erase function and must be set high before Data EEPROM erase operations are carried out. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Bit 5 ER: Data EEPROM erase control

0: Erase cycle has finished

1: Activate an erase cycle

This is the Data EEPROM Erase Control Bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by hardware after the erase cycle has finished. Setting this bit high will have no effect if the EREN has not first been set high.

Bit4 MODE: Data EEPROM operation mode selection

0: Byte operation mode

1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.

Bit 3 WREN: Data EEPROM write enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished.

Bit 2 WR: Data EEPROM write control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit. When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Rev. 1.00 56 April 13, 2023



Bit 1 RDEN: Data EEPROM read enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit, which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: Data EEPROM read control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit. When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set to "1" at the same time in one instruction. The WR and RD cannot be set to "1" at the same time.

- 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
- 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.

Read Operation from the EEPROM

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the read cycle terminates, the RD bit will automatically be cleared to zero and the EEPROM data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared indicating that the EEPROM data can be read from the EED register, and the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally



incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.

As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be cleared to zero by hardware. The Data EEPROM erased page content will all be zero after a page erase operation.

Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Write Mode

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation

Rev. 1.00 58 April 13, 2023



procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be cleared to zero by hardware.



Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM erase or write interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM erase or write cycle ends, the DEF request flag will be set. If the global and EEPROM interrupts are enabled and the stack is not full, a jump to the associated EEPROM interrupt vector will take place. When the interrupt is serviced, the EEPROM interrupt flag will be automatically reset. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When erasing data the ER bit must be set high immediately after the EREN bit has been set high, to ensure the erase cycle executes correctly. When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

Programming Examples

Reading a Data Byte from the EEPROM - polling method

```
; setup memory pointer low byte MP1L
MOV A, 040H
MOV MP1L, A
                          ; MP1L points to EEC register
MOV A, 01H
                          ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                          ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                          ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                          ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                          ; set RDEN bit, enable read operations
SET IAR1.0
                          ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                          ; check for read cycle end
JMP BACK
CLR IAR1
                          ; disable EEPROM read function
CLR MP1H
```

Rev. 1.00 60 April 13, 2023



```
MOV A, EED
                         ; move read data to register
MOV READ_DATA, A
Reading a Data Page from the EEPROM - polling method
                        ; setup memory pointer low byte MP1L
                        ; MP1L points to EEC register
MOV MP1L, A
MOV A, 01H
                        ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                        ; set MODE bit, select page operation mode
                      ; user defined high byte address
MOV A, EEPROM ADRES H
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
SET IAR1.1
                        ; set RDEN bit, enable read operations
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
CALL READ
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
READ:
SET IAR1.0
                       ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                         ; check for read cycle end
JMP BACK
MOV A, EED
                         ; move read data to register
MOV READ DATA, A
RET
PAGE_READ_FINISH:
CLR IAR1
                         ; disable EEPROM read function
CLR MP1H
Erasing a Data Page to the EEPROM - polling method
MOV A, 040H
                       ; setup memory pointer low byte MP1L
MOV MP1L, A
                        ; MP1L points to EEC register
MOV A, 01H
                         ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                        ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                      ; user defined high byte address
MOV EEAH, A
                       ; user defined low byte address
MOV A, EEPROM ADRES L
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP Erase_START
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
WRITE BUF:
```

; user defined data, erase mode don't care data value

MOV A, EEPROM DATA

MOV EED, A RET

Erase START:



```
CLR EMI

SET IAR1.6 ; set EREN bit, enable erase operations

SET IAR1.5 ; start Erase Cycle - set ER bit - executed immediately ; after setting EREN bit

SET EMI

BACK:

SZ IAR1.5 ; check for erase cycle end

JMP BACK

CLR MP1H
```

Writing a Data Byte to the EEPROM - polling method

```
MOV A, 040H
                        ; setup memory pointer low byte MP1L
MOV MP1L, A
                        ; MP1L points to EEC register
MOV A, 01H
                        ; setup memory pointer high byte MP1H
MOV MP1H, A
CLR IAR1.4
                        ; clear MODE bit, select byte operation mode
MOV A, EEPROM ADRES H
                       ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                       ; user defined low byte address
MOV EEAL, A
MOV A, EEPROM DATA
                         ; user defined data
MOV EED, A
CLR EMI
SET IAR1.3
                         ; set WREN bit, enable write operations
SET IAR1.2
                         ; start Write Cycle - set WR bit - executed immediately
                         ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                         ; check for write cycle end
JMP BACK
CLR MP1H
```

Writing a Data Page to the EEPROM – polling method

```
; setup memory pointer low byte MP1L
MOV MP1L, A
                         ; MP1L points to EEC register
MOV A, 01H
                         ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                         ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H
                         ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L
                       ; user defined low byte address
MOV EEAL, A
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL WRITE BUF
CALL WRITE BUF
JMP WRITE START
; ~~~~ The data length can be up to 16 bytes (End)
WRITE_BUF:
MOV A, EEPROM DATA
                       ; user defined data
MOV EED, A
RET
WRITE START:
CLR EMI
SET IAR1.3
                       ; set WREN bit, enable write operations
```

Rev. 1.00 62 April 13, 2023



```
SET IAR1.2 ; start Write Cycle - set WR bit - executed immediately ; after setting WREN bit

SET EMI

BACK:

SZ IAR1.2 ; check for write cycle end

JMP BACK

CLR MP1H
```

Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through the relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupt. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре			Name	Frequency	
Internal High Speed RC				HIRC	20MHz
Internal Low Speed RC				LIRC	32kHz

Oscillator Types


System Clock Configurations

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 20MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.

The frequency of the slow speed or high speed system clock is determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators.

Rev. 1.00 63 April 13, 2023





Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal high speed RC oscillator has a fixed frequency of 20MHz. Devices trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock can come from either a high speed frequency, $f_{\rm H}$, or a low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.

Rev. 1.00 64 April 13, 2023





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontrollers, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Modes are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	F	Register Se	etting	f _{SYS}	fн	fsив	func	
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IH	ISUB	ILIRC	
FAST	On	х	Х	000~110	f _H ~f _H /64	On	On	On	
SLOW	On	х	X	111	f _{SUB}	On/Off (1)	On	On	
IDLE0	Off	0	4	000~110	Off	Off	On	On	
IDLEO	Oii	0	1	111	On	Oii	OII	OII	
IDLE1	Off	1	1	xxx	On	On	On	On	
IDLE2	Off	1	0	000~110	On	On	Off	On	
IDLEZ	Oli	'		111	Off	On	Oll	On	
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off (2)	

"x": Don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock can be on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.00 65 April 13, 2023



FAST Mode

This is one of the main operating modes where the microcontrollers have all of their functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontrollers to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontrollers at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} , which is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock will continue to operate if the WDT function is enabled by the WDTC register.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The SCC and HIRCC registers are used to control the system clock and the corresponding oscillator configurations.

Register				В	Bit			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_		_	FHIDEN	FSIDEN
HIRCC	_	_	_	_		_	HIRCF	HIRCEN

System Operating Mode Control Register List

Rev. 1.00 66 April 13, 2023



SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H 001: f_H/2 010: f_H/4 011: f_H/8 100: f_H/16 101: f_H/32 110: f_H/64 111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$,

where $t_{\text{Curr.}}$ indicates the current clock period, $t_{\text{Tar.}}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_		_	_	R	R/W
POR	_	_	_		_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control


0: Disable 1: Enable



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.00 68 April 13, 2023






SLOW Mode to FAST Mode Switching

In the SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_H ~ f_H /64.

However, if f_H is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilisation is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.00 70 April 13, 2023



- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, they will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the devices experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two



possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} . The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

10101: Disable 01010: Enable Others: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time, tsreset, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 28/flirc 001: 2¹⁰/flirc 010: 2¹²/flirc 011: 2¹⁴/flirc 100: 2¹⁵/flirc 101: 2¹⁶/flirc 110: 2¹⁷/flirc 111: 2¹⁸/flirc

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

Rev. 1.00 72 April 13, 2023



RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": Unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the "Low Voltage Reset" section

Bit 1 LRF: LVR control register software reset flag

Refer to the "Low Voltage Reset" section

Bit 0 WRF: WDT control register software reset flag

0: Not occurred
1: Occurred

This bit is set high by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, this clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer and the MCU reset. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power-on these bits will have a value of 01010B.

WE4 ~ WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other values	Reset MCU

Watchdog Timer Function Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO and PDF bits in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2¹⁸ division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2¹⁸ division ratio, and a minimum timeout of 8ms for the 2⁸ division ration.

Rev. 1.00 73 April 13, 2023





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Low Voltage Reset - LVR


The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled in FAST/SLOW mode with a specific LVR voltage, V_{LVR} . If

Rev. 1.00 74 April 13, 2023



the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than the specified value by t_{LVR} in the LVR/LVD Electrical Characteristics table. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1 \sim TLVR0 bits in the TLVRC register. The actual V_{LVR} value is fixed at 3.15V by the LVS bit field in the LVRC register. If the LVS7 \sim LVS0 bits are changed to some certain values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the SLEEP/IDLE mode.



Low Voltage Reset Registers

The LVRC and TLVRC registers are used to control the Low Voltage Reset function.

Register				В	it			
Name	7	6	5	4	3	2	1	0
LVRC	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
TLVRC	_		_	_		_	TLVR1	TLVR0

Low Voltage Reset Register List

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR voltage select control

01100110: 3.15V 01010101: 3.15V 00110011: 3.15V 10011001: 3.15V 10101010: 3.15V 11110000: 3.15V

Other values: MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by the defined LVR voltage value above, and the low voltage condition keeps more than a t_{LVR} time, an MCU reset will be generated. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. In this situation the register contents will remain the same after such a reset occurs. The LVRF bit in the RSTFC register will be set high after the low voltage reset.

Any register value, other than the four values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET}. However in this situation the register contents will be reset to the POR value. The LRF bit in the RSTFC register will be set high after this reset.

Rev. 1.00 75 April 13, 2023



• TLVRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TLVR1	TLVR0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TLVR1~TLVR0: Minimum low voltage width to reset time, t_{LVR}, selection

00: (7~8)×t_{LIRC} 01: (31~32)×t_{LIRC} 10: (63~64)×t_{LIRC} 11: (127~128)×t_{LIRC}

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_		<u> </u>	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occurred
1: Occurred

This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to 0 by the application program.

Bit 0 WRF: WDT control register software reset flag


Refer to the "Watchdog Timer Control Register" section

In Application Programming Reset

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the IAP section for more associated details.

Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation in the FAST or SLOW Mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".




WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for tsst details.

Rev. 1.00 76 April 13, 2023





WDT Time-out Reset during SLEEP or IDLE Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after RESET		
Program Counter	Reset to zero		
Interrupts All interrupts will be disabled			
WDT, Time Bases	Cleared after reset, WDT begins counting		
Timer Modules	Timer Modules will be turned off		
Input/Output Ports	I/O ports will be setup as inputs		
Stack Pointer	Stack Pointer will point to the top of the stack		

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that as more than one package type exist, the table refelects the situation for the larger package type.

Name	Power-on Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu 🥕	uuuu uuuu
TBHP	x xxxx	u uuuu	u uuuu
STATUS	xx00 xxxx	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu

Rev. 1.00 77 April 13, 2023



Name	Power-on Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
RSTFC	x 0 0	u u u	uuu
HIRCC	0 1	0 1	u u
LVDC	00 -000	00 -000	uu -uuu
LVRC	0110 0110	0110 0110	uuuu uuuu
SCC	00000	00000	u u u u u
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
WDTC	0101 0011	0101 0011	uuuu uuuu
TBC	0 0 0 0	0 0 0 0	u u u u
INTEG	0 0	0 0	u u
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	uuuu uuuu
PWMCS	0000	0000	uuuu
РВ	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	uuuu uuuu
PBPU	0000 0000	0000 0000	uuuu uuuu
PC	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	uu uuuu
PCPU	00 0000	00 0000	uu uuuu
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	000000	000000	uuuuuu
SADC2	0-00 0000	0-00 0000	u-uu uuuu
CAPTC0	0000 0-00	0000 0-00	uuuu u-uu
CAPTC1	0000 0000	0000 0000	uuuu uuuu
CAPTMDL	0000 0000	0000 0000	uuuu uuuu
CAPTMDH	0000 0000	0000 0000	uuuu uuuu
CAPTMAL	0000 0000	0000 0000	uuuu uuuu
CAPTMAH	0000 0000	0000 0000	uuuu uuuu
CAPTMCL	xxxx xxxx	XXXX XXXX	uuuu uuuu
CAPTMCH	xxxx xxxx	XXXX XXXX	uuuu uuuu
ADCR2	0000 0-00	0000 0-00	uuu u-uu
ADDL	0000 0000	0000 0000	uuuu uuuu
CMPSEL	0000 000-	0000 000-	uuuu uuu-
CMPC	1111 0000	1111 0000	uuuu uuuu
OPOMS	1100 0010	1100 0010	uuuu uuuu
OPCM	0000 0000	0000 0000	uuuu uuuu
OPACAL	00-1 0000	00-1 0000	uu-u uuuu
SADOH	xxxx xxxx (ADRFS=0)	xxxx xxxx (ADRFS=0)	uuuu uuuu (ADRFS=0)
CADOIT	xxxx (ADRFS=1)	x x x x (ADRFS=1)	uuuu (ADRFS=1)



Name	Power-on Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
CAPOL	xxxx (ADRFS=0)	xxxx (ADRFS=0)	uuuu (ADRFS=0)
SADOL	xxxx xxxx (ADRFS=1)	xxxx xxxx (ADRFS=1)	uuuu uuuu (ADRFS=1)
ADLVDH	0000 0000 (ADRFS=0)	0000 0000 (ADRFS=0)	uuuu uuuu (ADRFS=0)
ADLVDIT	0000 (ADRFS=1)	0000 (ADRFS=1)	uuuu (ADRFS=1)
ADLVDL	0000 (ADRFS=0)	0000 (ADRFS=0)	uuuu (ADRFS=0)
ADEVDE	0000 0000 (ADRFS=1)	0000 0000 (ADRFS=1)	uuuu uuuu (ADRFS=1)
ADHVDH	1111 1111 (ADRFS=0)	1111 1111 (ADRFS=0)	uuuu uuuu (ADRFS=0)
7.5117.511	1111 (ADRFS=1)	1111 (ADRFS=1)	uuuu (ADRFS=1)
ADHVDL	1111 (ADRFS=0)	1111 (ADRFS=0)	uuuu (ADRFS=0)
	1111 1111 (ADRFS=1)	1111 1111 (ADRFS=1)	uuuu uuuu (ADRFS=1)
HINTEG	-000 0000	-000 0000	-uuu uuuu
PSCR	0 0	0 0	u u
PWMC	0000 0000	0000 0000	uuuu uuuu
OCPS	00 0000	00 0000	uu uuuu
HDCR	0001 0000	0001 0000	uuuu uuuu
HDCD	000	000	u u u
MPTC1	0000 0000	0000 0000	uuuu uuuu
MPTC2	-000 0000	-000 0000	-uuu uuuu
PTM1C0	0000 0	0000 0	uuuu u
PTM1C1	0000 0000	0000 0000	uuuu uuuu
PTM1DL	0000 0000	0000 0000	uuuu uuuu
PTM1DH	0000 0000	0000 0000	uuuu uuuu
PTM1AL	0000 0000	0000 0000	uuuu uuuu
PTM1AH	0000 0000	0000 0000	uuuu uuuu
PTM1RPL	0000 0000	0000 0000	uuuu uuuu
PTM1RPH	0000 0000	0000 0000	uuuu uuuu
PTM0C0	0000 0	0000 0	uuuu u
PTM0C1	0000 0000	0000 0000	uuuu uuuu
PTM0C2	000	000	u u u
PTM0DL	0000 0000	0000 0000	uuuu uuuu
PTM0DH	0000 0000	0000 0000	uuuu uuuu
PTM0AL	0000 0000	0000 0000	uuuu uuuu
PTM0AH	0000 0000	0000 0000	uuuu uuuu
PTM0BL	0000 0000	0000 0000	uuuu uuuu
PTM0BH	0000 0000	0000 0000	uuuu uuuu
PTM0RPL	0000 0000	0000 0000	uuuu uuuu
PTM0RPH	0000 0000	0000 0000	uuuu uuuu
MDUWR0	XXXX XXXX	0000 0000	uuuu uuuu
MDUWR1	XXXX XXXX	0000 0000	uuuu uuuu
MDUWR2	XXXX XXXX	0000 0000	uuuu uuuu



Name	Power-on Reset	WDT Time-out	WDT Time-out
MDLIMD		(Normal Operation)	(IDLE/SLEEP)
MDUWR3	XXXX XXXX	0000 0000	uuuu uuuu
MDUWR4	XXXX XXXX	0000 0000	uuuu uuuu
MDUWR5	XXXX XXXX	0000 0000	uuuu uuuu
MDUWCTRL	00	00	u u
DUTROL DUTROL	0000 0000	0000 0000	
DUTR0H	0 0	0 0	u u
DUTR1L	0000 0000	0000 0000	
DUTR1H DUTR2L	0 0	0 0	u u
	0000 0000	0000 0000	uuuu uuuu
DUTR2H	0 0	0 0	u u
PRDRL	0000 0000	0000 0000	
PRDRH	0 0	0 0	u u
PWMRL	0000 0000	0000 0000	uuuu uuuu
PWMRH	0 0	0 0	u u
PWMME	00 0000	00 0000	uu uuuu
PWMMD	00 0000	00 0000	uu uuuu
MCF	0 0100	0 0100	u uuuu
MCD	00 0xxx	00 0 xxx	uu uuuu
DTS	0000 0000	0000 0000	uuuu uuuu
PLC	00 0000	00 0000	uu uuuu
MFI0	-000 -000	-000 -000	-uuu -uuu
MFI1	0000 0000	0000 0000	uuuu uuuu
MFI2	0000 0000	0000 0000	uuuu uuuu
MFI3	0000	0000	uuuu
MFI4	0000	0000	uuuu
MFI5	0000	0000	uuuu
MFI6	-000 -000	-000 -000	-uuu -uuu
PD	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	uuuu uuuu
PDPU	0000 0000	0000 0000	uuuu uuuu
TLVRC	0 1	0 1	u u
HCHK_NUM	0 0000	0 0000	u uuuu
HNF_MSEL	0000	0000	uuuu
NF_VIH	00-11001	00-11001	uu-u uuuu
NF_VIL	00-0 1010	00-0 1010	uu-u uuuu
PCRL	0000 0000	0000 0000	uuuu uuuu
PCRH	0 0000	0 0000	u uuuu
STKPTR	0000	0000	u000
CRCCR	0	0	u
CRCIN	0000 0000	0000 0000	uuuu uuuu
CRCDL	0000 0000	0000 0000	uuuu uuuu
CRCDH	0000 0000	0000 0000	uuuu uuuu
IECC	0000 0000	0000 0000	uuuu uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	uuuu uuuu



Name	Power-on Reset	WDT Time-out	WDT Time-out
PCS0	0000 0000	(Normal Operation)	(IDLE/SLEEP)
PCS1	0000	0000	uuuu
PDS0	0000 0000	0000 0000	uuuu uuuu
PDS1	0000 0000	0000 0000	uuuu uuuu
PTM2C0	0000 0000	0000 0000	uuuu u
PTM2C1	0000 0000	0000 0000	uuuu uuuu
PTM2DL	0000 0000	0000 0000	uuuu uuuu
PTM2DH	0 0	0 0	u u
PTM2AL	0000 0000	0000 0000	uuuu uuuu
PTM2AH	0 0	0 0	u u
PTM2RPL	0000 0000	0000 0000	uuuu uuuu
PTM2RPH	0 0	0 0	u u
EEAL	0000 0000	0000 0000	uuuu uuuu
EEAH	0	0	u
EED	0000 0000	0000 0000	uuuuuuu
EEC	0000 0000	0000 0000	uuuu uuuu
IICC0	000-	000-	uuu-
IICC1	1000 0001	1000 0001	uuuu uuuu
IICD	XXXX XXXX	XXXX XXXX	uuuu uuuu
IICA	0000 000-	0000 000-	uuuu uuu-
IICTOC	0000 0000	0000 0000	uuuu uuuu
USR	0000 1011	0000 1011	uuuu uuuu
UCR1	0000 00x0	0000 00x0	uuuu uuuu
UCR2	0000 0000	0000 0000	uuuu uuuu
UCR3	0	0	u
BRDH	0000 0000	0000 0000	uuuu uuuu
BRDL	0000 0000	0000 0000	uuuu uuuu
UFCR	00 0000	00 0000	uu uuuu
TXR RXR	XXXX XXXX	XXXX XXXX	uuuu uuuu
RxCNT	000	000	u u u
FC0	0000 0000	0000 0000	uuuu uuuu
FC1	0000 0000	0000 0000	uuuu uuuu
FC2	0 0	0 0	u u
FARL	0000 0000	0000 0000	uuuu uuuu
FARH	0 0000	0 0000	u uuuu
FD0L	0000 0000	0000 0000	uuuu uuuu
FD0H	0000 0000	0000 0000	uuuu uuuu
FD1L	0000 0000	0000 0000	uuuu uuuu
FD1H	0000 0000	0000 0000	uuuu uuuu
FD2L	0000 0000	0000 0000	uuuu uuuu
FD2H	0000 0000	0000 0000	uuuu uuuu
FD3L	0000 0000	0000 0000	uuuu uuuu
FD3H	0000 0000	0000 0000	uuuu uuuu
IFS0	0000 0000	0000 0000	uuuu uuuu
IFS1	0000 0000	0000 0000	uuuu uuuu
IFS2	0000 0000	0000 0000	uuuu uuuu
IFS3	0000 0000	0000 0000	uuuu uuuu



Name	Power-on Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
HDCT0	00 0000	00 0000	uu uuuu
HDCT1	00 0000	00 0000	uu uuuu
HDCT2	00 0000	00 0000	uu uuuu
HDCT3	00 0000	00 0000	uu uuuu
HDCT4	00 0000	00 0000	uu uuuu
HDCT5	00 0000	00 0000	uu uuuu
HDCT6	00 0000	00 0000	uu uuuu
HDCT7	00 0000	00 0000	uu uuuu
HDCT8	00 0000	00 0000	uu uuuu
HDCT9	00 0000	00 0000	uu uuuu
HDCT10	00 0000	00 0000	uu uuuu
HDCT11	00 0000	00 0000	uu uuuu
VBGRC	0	0	u
PTM3C0	0000 0	0000 0	uuuu u
PTM3C1	0000 0000	0000 0000	uuuu uuuu
PTM3DL	0000 0000	0000 0000	uuuu uuuu
PTM3DH	0 0	0 0	u u
PTM3AL	0000 0000	0000 0000	uuuu uuuu
РТМЗАН	0 0	0 0	u u
PTM3RPL	0000 0000	0000 0000	uuuu uuuu
PTM3RPH	0 0	0 0	u u

Note: "u" stands for unchanged
"x" stands for unknown
"-" stands for unimplemented

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0			
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0			
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0			
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0			
РВ	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0			
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0			
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0			

Rev. 1.00 82 April 13, 2023



Register	er Bit							
Name	7	6	5	4	3	2	1	0
PC	_	_	PC5	PC4	PC3	PC2	PC1	PC0
PCC	_	_	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	_	_	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0

"—": Unimplemented, read as "0"

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU ~ PDPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control register only when the pinshared functional pin is selected as a general purpose input and the MCU enters any of the IDLE or SLEEP modes.



• PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PAWUn: Port A pin wake-up function control

0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC ~ PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is cleared to "0".

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O port x pin input/output type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" pin shared function selection register "n", labeled as PxSn, and input function selection register, labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

When the pin-shared input function is selected to be used, the copprsponding input and output functions selection should be properly managed. For example, if the Capture Timer CTIN pin is used, the corresponding pin-shared function should be configured as the CTIN function by

Rev. 1.00 84 April 13, 2023



configuring the PxSn register and the CTIN signal input should be properly selected using the IFS0 register. If the external interrupt function is selected to be used, the relevant pin-shared function should be selected as an I/O function and the interrupt input signal active edge should be selected.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INT, PTCKn, PTPnI, NFIN, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
PCS1	_	_	_	_	PCS13	PCS12	PCS11	PCS10
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
PDS1	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
IFS0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
IFS1	IFS17	IFS16	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10
IFS2	IFS27	IFS26	IFS25	IFS24	IFS23	IFS22	IFS21	IFS20
IFS3	IFS37	IFS36	IFS35	IFS34	IFS33	IFS32	IFS31	IFS30

"—": unimplemented, read as "0"

Pin-shared Function Selection Register List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 pin-shared function selection

00: PA3/H1 01: C1P 10: AN5 11: PA3/H1

Bit 5~4 PAS05~PAS04: PA2 pin-shared function selection

00: PA2/PTP1I/INT

01: PTP1 10: VREF

11: PA2/PTP1I/INT



Bit 3~2 **PAS03~PAS02**: PA1 pin-shared function selection

00: PA1 01: AN3 10: VREFI 11: OPAP

Bit 1~0 **PAS01~PAS00**: PA0 pin-shared function selection

00: PA0/PTP0I/NFIN

01: PTP0 10: AN0

11: PA0/PTP0I/NFIN

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7/PTCK0/NFIN/INT

01: AN7

10: SDA

11: RX/TX

Bit 5~4 PAS15~PAS14: PA6 pin-shared function selection

00: PA6/PTCK1/CTIN

01: AN8

10: PTP2

11: HBO

Bit 3~2 PAS13~PAS12: PA5 pin-shared function selection

00: PA5/H3

01: C3P

10: AN2

11: PA5/H3

Bit 1~0 PAS11~PAS10: PA4 pin-shared function selection

00: PA4/H2

01: C2P

10: AN4

11: PA4/H2

PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06**: PB3 pin-shared function selection

00: PB3/PTCK2/H1

01: C3N

10: PTP0

11: OPAN

Bit 5~4 **PBS05~PBS04**: PB2 pin-shared function selection

00: PB2/PTP2I/H2

01: C2N

10: AN9

11: PTP3



Bit 3~2 **PBS03~PBS02**: PB1 pin-shared function selection

00: PB1/PTP3I/H3

01: C1N

10: CPN

11: AN6

Note that when these bits are set to 10B, the C1N, C2N and C3N will be shorted internally and the CPN pin function is selected. Refer to the Comparators chapter for more details about this option.

Bit 1~0 **PBS01~PBS00**: PB0 pin-shared function selection

00: PB0/PTCK3

01: AN1

10: SCL

11: TX

PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS17~PBS16**: PB7 pin-shared function selection

00: PB7/H1

01: PTP2

10: SDA

11: HCO

Bit 5~4 PBS15~PBS14: PB6 pin-shared function selection

00: PB6/H2/PTCK0

01: PTP3

10: PTP3B

11: OPAO

Bit 3~2 **PBS13~PBS12**: PB5 pin-shared function selection

00: PB5/H3

01: SCL

10: HAO

11: TX

Bit 1~0 **PBS11~PBS10**: PB4 pin-shared function selection

00: PB4/CTIN

01: PTP2

10: RX/TX

11: PTP2B



PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS07~PCS06: PC3 pin-shared function selection

00: PC3

01: GBB

10: GBT 11: GAB

Bit 5~4 PCS05~PCS04: PC2 pin-shared function selection

00: PC2

01: GBT

10: GBB 11: GAB

Bit 3~2 PCS03~PCS02: PC1 pin-shared function selection

00: PC1

01: GAB

10: GCT

11: GCB

Bit 1~0 PCS01~PCS00: PC0 pin-shared function selection

00: PC0

01: GAT

10: GCB 11: GBB

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	PCS13	PCS12	PCS11	PCS10
R/W	<u> </u>	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PCS13~PCS12: PC5 pin-shared function selection

00: PC5

01: GCB

10: GAT

11: GBB

Bit 1~0 PCS11~PCS10: PC4 pin-shared function selection

00: PC4

01: GCT

10: GAB

11: GCB

Rev. 1.00 88 April 13, 2023



• PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS07~PDS06**: PD3 pin-shared function selection

00: PD3/PTCK0/PTP0I

01: PTP1 10: HAO

11: GAB

Bit 5~4 PDS05~PDS04: PD2 pin-shared function selection

00: PD2/PTCK1/PTP1I/NFIN

01: PTP1B

10: HBO

11: GAT

Bit 3~2 PDS03~PDS02: PD1 pin-shared function selection

00: PD1/PTCK2/PTP2I/INT

01: PTP0

10: HCO

11: RX/TX

Bit 1~0 PDS01~PDS00: PD0 pin-shared function selection

00: PD0/PTCK3/PTP3I/CTIN

01: PTP0B

10: PTP0

11: TX

PDS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PDS17~PDS16**: PD7 pin-shared function selection

00: PD7/PTCK0/PTP0I/NFIN

01: PTP3

10: PTP0B

11: GCB

Bit 5~4 PDS15~PDS14: PD6 pin-shared function selection

00: PD6/PTCK1/PTP1I/CTIN

01: AN10

10: PTP0

11: GCT

Bit 3~2 PDS13~PDS12: PD5 pin-shared function selection

00: PD5/PTCK2/PTP2I/INT

01: PTP2

10: PTP1B

11: GBB

Bit 1~0 **PDS11~PDS10**: PD4 pin-shared function selection

00: PD4/PTCK3/PTP3I

01: PTP2B

10: PTP1

11: GBT



• IFS0 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 IFS07~IFS06: H3 input source pin selection

00: PA5

01: PB1

10: PB5

11: PA5

Bit 5~4 IFS05~IFS04: H2 input source pin selection

00: PA4

01: PB2

10: PB6

11: PA4

Bit 3~2 IFS03~IFS02: H1 input source pin selection

00: PA3

01: PB3

10: PB7

11: PA3

Bit 1~0 IFS01~IFS00: CTIN input source pin selection

00: PA6

01: PB4

10: PD0

11: PD6

• IFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS17	IFS16	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 IFS17: SDA input source pin selection

0: PA7

1: PB7

Bit 6 IFS16: SCL input source pin selection

0: PB0

1: PB5

Bit 5~4 IFS15~IFS14: RX/TX input source pin selection

00: PB7

01: PD1

10: PA7

11: PB4

Bit 3~2 IFS13~IFS12: NFIN input source pin selection

00: PA7

01: PA0

10: PD2

11: PD7

Bit 1~0 IFS11~IFS10: INT input source pin selection

00: PA7

01: PD1

10: PA2

11: PD5



• IFS2 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS27	IFS26	IFS25	IFS24	IFS23	IFS22	IFS21	IFS20
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 IFS27~IFS26: PTP0I input source pin selection

00: PA0

01:PD3

10: PD7

11: PA0

Bit 5~4 IFS25~IFS24: PTP1I input source pin selection

00: PA2

01: PD2

10: PD6

11: PA2

Bit 3~2 IFS23~IFS22: PTP2I input source pin selection

00: PB2

01: PD1

10: PD5

11: PB2

Bit 1~0 IFS21~IFS20: PTP3I input source pin selection

00: PB1

01: PD0

10: PD4

11: PB1

IFS3 Register

Bit	7	6	5	4	3	2	1	0
Name	IFS37	IFS36	IFS35	IFS34	IFS33	IFS32	IFS31	IFS30
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 IFS37~IFS36: PTCK0 input source pin selection

00: PA7

01: PD3

10: PD7

11: PB6

Bit 5~4 IFS35~IFS34: PTCK1 input source pin selection

00: PA6

01: PD2

10: PD6

11: PA6

Bit 3~2 IFS33~IFS32: PTCK2 input source pin selection

00: PB3

01: PD1

10: PD5

11: PB3

Bit 1~0 IFS31~IFS30: PTCK3 input source pin selection

00: PB0

01: PD0


10: PD4

11: PB0



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

READ PORT Function

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC 60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov a, Px" is executed where the "x" stands for the corresponding I/O port name.

Note that the READ PORT mode can only control the input path and will not affect the pin-shared function assignment and the current MCU operation. However, when the IECC register content is set to any other values rather than "11001010", the IECM internal signal will be cleared to 0 to disable the READ PORT function, and the reading path will be set from the latch. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function.

Rev. 1.00 92 April 13, 2023



• IECC Register

Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0


Bit 7~0 **IECS7~IECS0**: READ PORT function enable control bit 7~ bit 0 11001010: IECM=1 – READ PORT function is enabled Others: IECM=0 – READ PORT function is disabled

READ PORT Function	Disa	abled	Enabled		
Port Control Register Bit - PxC.n	1	0	1	0	
I/O Function	Pin value				
Digital Input Function	Fill value		Pin value		
Digital Output Function (except I ² C and UART)	0	Data latch value			
I ² C: SCL, SDA UART: RX/TX	Pin value	Value			
Analog Function	0				

Note: The value on the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN0~AN10, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.



A/D Channel Input Path Internally Connection

Rev. 1.00 93 April 13, 2023



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate I/O Port Control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

Introduction

The device contains four Periodic Type TMs with each TM having a reference name of PTMn (n=0~3). The PTM0 and PTM1 are 16-bit Periodic Type TMs while the PTM2 and PTM3 are 10-bit Periodic Type TMs. The common features to the 16-bit and 10-bit Periodic Type TMs will be described in this section and the detailed operation will be described in the Periodic Type TMs section. The main features of TMs are summarised in the accompanying table.

Function	PTM		
Timer/Counter	√		
Input Capture	V		
Compare Match Output	$\sqrt{}$		
PWM Output	$\sqrt{}$		
Single Pulse Output	√		
PWM Alignment	Edge		
PWM Adjustment Period & Duty	Duty or Period		

TM Function Summary

РТМ0	PTM1	PTM2	PTM3
16-bit PTM	16-bit PTM	10-bit PTM	10-bit PTM

TM Name/Type Reference

Rev. 1.00 94 April 13, 2023



TM Operation

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the PTnCK2~PTnCK0 bits in the PTMn control registers, where "n" stands for the specific TM serial number. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external PTCKn pin. The PTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The TMs each has two internal interrupts, the internal comparator A and comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs has two TM input pins, with the label PTCKn and PTPnI. These two pins can be used as the capture input source pin whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTnIO1~PTnIO0 bits in the PTMnC1 register. The capture input comes from PTCKn or PTPnI is determined by the PTnCAPTS bit in the PTMnC1 register. The PTCKn input pin is also a clock source for the PTMn and is selected using the PTnCK2~PTnCK0 bits in the PTMnC0 register. This PTCKn input pin allows an external clock source to drive the internal TM. The PTCKn input pin can be chosen to have either a rising or falling active edge. The PTCKn pin is also used as the external trigger input pin in single pulse output mode.

The TMs each have two output pins, PTPn and PTPnB. When the TM is in the Compare Match Output Mode, the PTPn pin can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The PTPnB pin outputs the inverted signal of the PTPn. The external output pins are also the pins where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output function must first be setup using relevant pin-shared function selection bits described in the Pin-shared Functions section. The details of the pin-shared function selection are described in the pin-shared function section.

PT	Mn
Input	Output
PTCKn, PTPnI	PTPn, PTPnB

TM External Pins (n=0~3)




PTMn Function Pin Block Diagram (n=0~3)

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA, CCRB and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA, CCRB and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA, CCRB and CCRP low byte registers, named PTMnAL, PTM0BL and PTMnRPL, using the following access procedures. Accessing the CCRA, CCRB or CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA, CCRB or CCRP
 - Step 1. Write data to Low Byte PTMnAL, PTM0BL or PTMnRPL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte PTMnAH, PTM0BH or PTMnRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA, CCRB or CCRP
 - Step 1. Read data from the High Byte PTMnDH, PTMnAH, PTM0BH or PTMnRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.

Rev. 1.00 96 April 13, 2023




Step 2. Read data from the Low Byte PTMnDL, PTMnAL, PTM0BL or PTMnRPL
 This step reads data from the 8-bit buffer.

Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic Type TM can be controlled with two external input pins and can drive two external output pins.


Note that the PTMn external pins are pin-shared with other functions and can input or output on several pins, so before using the PTMn functions, the pin-shared function registers must be set properly to enable the PTMn pin function. The PTCKn and PTPnI pins, if used, must also be set as an input by setting the corresponding bits in the port control register.

Type	Name	TM Input Pin	TM Output Pin
16-bit PTM	PTM0, PTM1	PTCK0, PTP0I; PTCK1, PTP1I	PTP0; PTP1, PTP0B, PTP1B
10-bit PTM	PTM2, PTM3	PTCK2, PTP2I; PTCK3, PTP3I	PTP2; PTP3, PTP2B, PTP3B




16-Bit Periodic Type TM Block Diagram (n=0)





16-Bit Periodic Type TM Block Diagram (n=1)



10-Bit Periodic Type TM Block Diagram (n=2~3)

Periodic Type TM Operation

There are two sizes of Periodic Type TMs, one is 10-bit wide and the other is 16-bit wide. At their core is a 10-bit or 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRA and CCRP comparators are 10-bit or 16-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit or 16-bit counter using the application program, is to clear the counter by changing the PTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTMn interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control different outputs. All operating setup conditions are selected using relevant internal registers.

Rev. 1.00 98 April 13, 2023



Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit or 16-bit value, while two read/write register pairs exist to store the internal 10-bit or 16-bit CCRA value and CCRP value. The remaining two registers are control registers which setup the different operating and control modes. For the PTM0, there are another read/write register pair used to store the 16-bit CCRB value, and another control register is provided for its capture input operation.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
PTMnC2*	_	_	_	_	_	PTnTCLR1	PTnTCLR0	PTnVLF
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	D15	D14	D13	D12	D11	D10	D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	D15	D14	D13	D12	D11	D10	D9	D8
PTMnBL*	D7	D6	D5	D4	D3	D2	D1	D0
PTMnBH*	D15	D14	D13	D12	D11	D10	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	D15	D14	D13	D12	D11	D10	D9	D8

Note: The registers with * symbol are only available for PTM0.

16-Bit Periodic Type TM Register List (n=0~1)

Register				В				
Name	7	6	5	4	3	2	1	0
PTMnC0	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
PTMnC1	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
PTMnDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnDH	_	_	_ \	_			D9	D8
PTMnAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnAH	_	- \	_	_	_	_	D9	D8
PTMnRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMnRPH	_	_		_			D9	D8

10-Bit Periodic Type TM Register List (n=2~3)

• PTMnC0 Register (n=0~3)

Bit	7	6	5	4	3	2	1	0
Name	PTnPAU	PTnCK2	PTnCK1	PTnCK0	PTnON	_	_	_
R/W	R/W	R/W	R/W	R/W	R/W		_	_
POR	0	0	0	0	0	_	_	_

Bit 7 **PTnPAU**: PTMn counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.



Bit 3

Bit 6~4 PTnCK2~PTnCK0: Select PTMn counter clock

 $\begin{array}{c} 000: \ f_{SYS}/4 \\ 001: \ f_{SYS} \\ 010: \ f_{H}/16 \\ 011: \ f_{H}/64 \\ 100: \ f_{SUB} \\ 101: \ f_{SUB} \end{array}$

110: PTCKn rising edge clock111: PTCKn falling edge clock

These three bits are used to select the clock source for the PTMn. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source $f_{\rm SYS}$ is the system clock, while $f_{\rm H}$ and $f_{\rm SUB}$ are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

PTnON: PTMn counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the PTMn. Setting the bit high enables the counter to run, clearing the bit disables the PTMn. Clearing this bit to zero will stop the counter from counting and turn off the PTMn which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTMn is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the PTMn output pin will be reset to its initial condition, as specified by the PTnOC bit, when the PTnON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

• PTMnC1 Register (n=0)

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: Select PTMn operating mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined.

Bit 5~4 **PTnIO1~PTnIO0**: Select PTMn external pin function

Compare Match Output Mode

00: No change01: Output low10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output11: Single pulse output

Rev. 1.00 April 13, 2023



Capture Input Mode

PTnTCLR[1:0]=00B:

- 00: Input capture at rising edge of input signal and the counter value will be latched into CCRA
- 01: Input capture at falling edge of input signal and the counter value will be latched into CCRA
- 10: Input capture at falling/rising edge of input signal and the counter value will be latched into CCRA
- 11: Input capture disabled

PTnTCLR[1:0]=01B or 10B or 11B:

- 00: Input capture at rising edge of input signal and the counter value will be latched into CCRB
- 01: Input capture at falling edge of input signal and the counter value will be latched into CCRA
- 10: Input capture at falling/rising edge of input signal and the counter value will be latched into CCRA at falling edge and into CCRB at rising edge
- 11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits after the PTMn has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

In the Capture Input Mode, the PTnIO1 and PTnIO0 bits are used to select the active trigger edge on the selected input signal.

Bit 3 **PTnOC**: PTMn PTP output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.



Bit 0

Bit 2 **PTnPOL**: PTMn output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the output pins. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 **PTnCAPTS**: PTMn capture trigger source selection

0: From PTPnI pin

1: From PTCKn pin (with 150ns filter) or Noise Filter Dat Out

This bit is used to select the PTMn capture input trigger source. When the PTnCAPTS bit is set to 1, the capture input trigger source can be PTCKn or noise filtered Dat_Out signal determined using the CINS bit in the NF VIH register.

PTnCCLR: Select PTMn counter clear condition

0: PTMn Comparator P match

1: PTMn Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

PTMnC1 Register (n=1~3)

Bit	7	6	5	4	3	2	1	0
Name	PTnM1	PTnM0	PTnIO1	PTnIO0	PTnOC	PTnPOL	PTnCAPTS	PTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTnM1~PTnM0**: Select PTMn operating mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTMn. To ensure reliable operation the PTMn should be switched off before any changes are made to the PTnM1 and PTnM0 bits. In the Timer/Counter Mode, the PTMn output pin state is undefined.

Bit 5~4 **PTnIO1~PTnIO0**: Select PTMn external pin function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of input signal

01: Input capture at falling edge of input signal

10: Input capture at falling/rising edge of input signal

11: Input capture disabled

Rev. 1.00 102 April 13, 2023



Timer/Counter Mode

Unused

These two bits are used to determine how the PTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTMn is running.

In the Compare Match Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a compare match occurs from the Comparator A. The PTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTMn output pin should be setup using the PTnOC bit in the PTMnC1 register. Note that the output level requested by the PTnIO1 and PTnIO0 bits must be different from the initial value setup using the PTnOC bit otherwise no change will occur on the PTMn output pin when a compare match occurs. After the PTMn output pin changes state, it can be reset to its initial level by changing the level of the PTnON bit from low to high.

In the PWM Output Mode, the PTnIO1 and PTnIO0 bits determine how the PTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTnIO1 and PTnIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTnIO1 and PTnIO0 bits are changed when the PTMn is running.

In the Capture Input Mode, the PTnIO1 and PTnIO0 bits are used to select the active trigger edge on the selected input source pin.

Bit 3 **PTnOC**: PTMn output contol bit

Compare Match Output Mod

0: Initial low

1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the PTMn output pin. Its operation depends upon whether PTMn is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode.

It has no effect if the PTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTMn output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTMn output pin when the PTnON bit changes from low to high.

Bit 2 **PTnPOL**: PTPn output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the PTPn output pin. When the bit is set high the PTMn output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTMn is in the Timer/Counter Mode.

Bit 1 **PTnCAPTS**: PTMn capture trigger source selection

0: From PTPnI pin

1: From PTCKn pin

Bit 0 **PTnCCLR**: Select PTMn counter clear condition

0: PTMn Comparator P match

1: PTMn Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A.



When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTnCCLR bit is not used in the PWM Output Mode, Single Pulse Output Mode or Capture Input Mode.

• PTMnC2 Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	PTnTCLR1	PTnTCLR0	PTnVLF
R/W	_	_	_	_	_	R/W	R/W	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~1 PTnTCLR1~PTnTCLR0: Select PTMn timer clear condition (for capture input mode only)

00: Comparator P match clear only

01: Comparator P match clear or rising edge clear

10: Comparator P match clear or falling edge clear

11: Comparator P match clear or dual edges clear

Bit 0 **PTnVLF**: PTMn counter value latch trigger edge flag

0: Falling edge trigger the counter value latch

1: Rising edge trigger the counter value latch

When the PTnTCLR1~PTnTCLR0 bits are 00B, ignore this flag state.

• PTMnBL Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM0 CCRB low byte register bit $7 \sim$ bit 0 PTM0 16-bit CCRB bit $7 \sim$ bit 0

PTMnBH Register (n=0 only)

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: PTM0 CCRB high byte register bit 7 ~ bit 0 PTM0 16-bit CCRB bit 15 ~ bit 8

• PTMnDL Register (n=0~3)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn counter low byte register bit $7 \sim$ bit 0 PTMn 10-bit/16-bit Counter bit $7 \sim$ bit 0

Rev. 1.00 104 April 13, 2023



• PTMnDH Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: PTMn counter high byte register bit $7\sim$ bit 0 PTMn 16-bit Counter bit $15\sim$ bit 8

PTMnDH Register (n=2~3)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: PTMn counter high byte register bit $1\sim$ bit 0

PTMn 10-bit Counter bit 9 ~ bit 8

• PTMnAL Register (n=0~3)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRA low byte register bit $7 \sim$ bit 0 PTMn 10-bit/16-bit CCRA bit $7 \sim$ bit 0

• PTMnAH Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: PTMn CCRA high byte register bit 7 ~ bit 0 PTMn 16-bit CCRA bit 15 ~ bit 8

• PTMnAH Register (n=2~3)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_		_	_	R/W	R/W
POR	_	_	_		_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: PTMn CCRA high byte register bit $1\sim$ bit 0

PTMn 10-bit CCRA bit 9 ~ bit 8



• PTMnRPL Register (n=0~3)

В	Bit	7	6	5	4	3	2	1	0
Na	me	D7	D6	D5	D4	D3	D2	D1	D0
R	/W	R/W							
P	OR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTMn CCRP low byte register bit $7 \sim$ bit 0 PTMn 10-bit/16-bit CCRP bit $7 \sim$ bit 0

• PTMnRPH Register (n=0~1)

	Bit	7	6	5	4	3	2	1	0
	Name	D15	D14	D13	D12	D11	D10	D9	D8
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: PTMn CCRP high byte register bit $7\sim$ bit 0 PTMn 16-bit CCRP bit $15\sim$ bit 8

• PTMnRPH Register (n=2~3)

Bit	7	6	5	4	3	2	1	0
Name	_	_	<u> </u>	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_		_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1 \sim 0$ **D9~D8**: PTMn CCRP high byte register bit $1 \sim$ bit 0

PTMn 10-bit CCRP bit 9 ~ bit 8

Periodic Type TM Operating Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTnM1 and PTnM0 bits in the PTMnC1 register.

Compare Match Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMnAF and PTMnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTnCCLR bit in the PTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTnCCLR is high no PTMnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.


If the CCRA bits are all zero, the counter will overflow when its reaches its maximum value 3FFH for 10-bit or FFFFH for 16-bit, however here the PTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is matched, the PTMn output pin will change state. The PTMn output pin condition however only changes state when a PTMnAF interrupt request

Rev. 1.00 106 April 13, 2023




flag is generated after a compare match occurs from Comparator A. The PTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTMn output pin. The way in which the PTMn output pin changes state are determined by the condition of the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The PTMn output pin can be selected using the PTnIO1 and PTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTMn output pin, which is setup after the PTnON bit changes from low to high, is setup using the PTnOC bit. Note that if the PTnIO1 and PTnIO0 bits are zero then no pin change will take place.



- Note: 1. With PTnCCLR=0 a Comparator P match will clear the counter
 - 2. The PTMn output pin controlled only by the PTMnAF flag
 - 3. The output pin reset to its initial state by a PTnON bit rising edge





Compare Match Output Mode - PTnCCLR=1 (n=0~3)

Note: 1. With PTnCCLR=1 a Comparator A match clear the counter

- 2. The PTMn output pin controlled only by the PTMnAF flag
- 3. The output pin reset to its initial state by a PTnON bit rising edge
- 4. A PTMnPF flag is not generated when PTnCCLR=1



Timer/Counter Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 10 respectively. The PWM function within the PTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, CCRP register is used to clear the internal counter and thus control the PWM waveform frequency, while CCRA register is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTnOC bit in the PTMnC1 register is used to select the required polarity of the PWM waveform while the two PTnIO1 and PTnIO0 bits are used to enable the PWM output or to force the PTMn output pin to a fixed high or low level. The PTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 16-bit PTMn, PWM Output Mode, Edge-aligned Mode

CCRP	1~65535	0
Period	1~65535	65536
Duty	CC	RA

10-bit PTMn, PWM Output Mode, Edge-aligned Mode

CCRP	1~1023	0
Period	1~1023	1024
Duty	CC	RA


If f_{SYS}=4MHz, PTMn clock source select f_{SYS}/4, CCRP=512 and CCRA=128,

The PTMn PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=2kHz$, duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.00 109 April 13, 2023





Note: 1. Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTnIO[1:0]=00 or 01
- 4. The PTnCCLR bit has no influence on PWM operation

Rev. 1.00 April 13, 2023




Single Pulse Output Mode

To select this mode, bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 10 respectively and also the PTnIO1 and PTnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTMn output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTnON bit, which can be implemented using the application program. However in the Single Output Pulse Mode, the PTnON bit can also be made to automatically change from low to high using the external PTCKn pin, which will in turn initiate the Single Pulse output. When the PTnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTMn interrupt. The counter can only be reset back to zero when the PTnON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTnCCLR bit is not used in this Mode.



Single Pulse Generation (n=0~3)





Single Pulse Output Mode (n=0~3)

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse is triggered by the PTCKn pin or by setting the PTnON bit high
- 4. A PTCKn pin active edge will automatically set the PTnON bit high
- 5. In the Single Pulse Output Mode, PTnIO[1:0] must be set to "11" and cannot be changed

Rev. 1.00 112 April 13, 2023



Capture Input Mode (PTM0)

To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The signal sourced from the Noise Filter Dat_Out, which is a filtered signal of the NFIN pin input, can also be selected as the capture input signal. The input signal active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.


The PTnIO1 and PTnIO0 bits decide which active edge transition type to be latched and to generate an interrupt. The PTnTCLR1 and PTnTCLR0 bits decide the condition that the counter reset back to zero. The present counter value latched into CCRA or CCRB is decided by PTnIO1~PTnIO0 together with PTnTCLR1~PTnTCLR0 setting. The PTnIO1~PTnIO0 and PTnTCLR1~PTnTCLR0 bits are setup independently on each other.

When the required edge transition appears on the PTPnI or PTCKn pin or Dat_Out signal the present value in the counter will be latched into the CCRA or CCRB registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin or Dat_Out signal, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin or Dat_Out signal to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin or Dat_Out signal, however it must be noted that the counter will continue to run. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.

There are some considerations that should be noted. If PTCKn is used as the capture input source, then it cannot be selected as the PTMn clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to CCRA or CCRB registers by an active capture edge, the PTMnAF flag will be set high and the PTnVLF flag status will be changed after 0.5 timer clock period. The delay time from the active capture edge received to the action of latching counter value to CCRA or CCRB registers is less than 1.5 timer clock periods.

Rev. 1.00 113 April 13, 2023






Capture Input Mode - PTnTCLR[1:0]=00 (n=0)

- Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=00 and active edge set by the PTnIO[1:0] bits
 - 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
 - 3. Comparator P match will clear the counter
 - 4. PTnCCLR bit not used
 - 5. No output function PTnOC and PTnPOL bits are not used
 - 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
 - 7. Ignore the PTnVLF bit status when PTnTCLR[1:0]=00
 - 8. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.00 114 April 13, 2023






Capture Input Mode - PTnTCLR[1:0]=01 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTMn capture input rising edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 7. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.00 115 April 13, 2023






Capture Input Mode - PTnTCLR[1:0]=10 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=10 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTMn capture input falling edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function PTnOC and PTnPOL bits are not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 7. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.00 116 April 13, 2023





Capture Input Mode - PTnTCLR[1:0]=11 (n=0)

Note: 1. PTnM[1:0]=01, PTnTCLR[1:0]=11 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA or CCRB
- 3. Comparator P match or PTMn capture input pin rising or falling edge will clear the counter
- 4. PTnCCLR bit is not used
- 5. No output function, PTnOC and PTnPOL bits not used
- 6. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to
- 7. The capture input mode cannot be used if the selected PTMn counter clock is not available

Rev. 1.00 117 April 13, 2023



Capture Input Mode (PTM1~PTM3)


To select this mode bits PTnM1 and PTnM0 in the PTMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPnI or PTCKn pin which is selected using the PTnCAPTS bit in the PTMnC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTnIO1 and PTnIO0 bits in the PTMnC1 register. The counter is started when the PTnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPnI or PTCKn pin the present value in the counter will be latched into the CCRA registers and a PTMn interrupt generated. Irrespective of what events occur on the PTPnI or PTCKn pin, the counter will continue to free run until the PTnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTMn interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTnIO1 and PTnIO0 bits can select the active trigger edge on the PTPnI or PTCKn pin to be a rising edge, falling edge or both edge types. If the PTnIO1 and PTnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPnI or PTCKn pin, however it must be noted that the counter will continue to run. The PTnCCLR, PTnOC and PTnPOL bits are not used in this Mode.

There are some considerations that should be noted. If PTCKn is used as the capture input source, then it cannot be selected as the PTMn clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to CCRA registers by an active capture edge, the PTMnAF flag will be set high after 0.5 timer clock period. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.

Rev. 1.00 118 April 13, 2023





oupturo input mouo (ii

Note: 1. PTnM[1:0]=01 and active edge set by the PTnIO[1:0] bits

- 2. A PTMn Capture input pin active edge transfers the counter value to CCRA
- 3. PTnCCLR bit not used
- 4. No output function PTnOC and PTnPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected PTMn counter clock is not available




Capture Timer Module - CAPTM

The Capture Timer Module is a timing unit specifically used for Motor Control purposes. The CAPTM is controlled by a programmable clock source.

Capture Timer Overview

At the core of the Capture Timer Module is a 16-bit count-up counter which is driven by a user selectable internal clock source which is a divided version of the system clock or from the PWMO. There is also an internal comparator which compares the value of this 16-bit counter with a preprogrammed 16-bit value stored in two registers. There are two basic modes of operation, a Compare Mode and a Capture Mode, each of which can be used to reset the internal counter. When a compare match occurs a signal will be generated to reset the internal counter. The counter can also be cleared when a capture trigger is generated by one of four sources, FHA, FHB, FHC and CTIN.



Note: The detailed control and input selection for the Hall noise filter is described in the "Hall Sensor Noise Filter" section.

Capture Timer Block Diagram

Capture Timer Register Description

Overall operation of the Capture Timer is controlled using eight registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit compare value. Another read only register pair is used to store the capture value. The remaining two registers are control registers which setup the different operating and control modes.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
CAPTC0	CAPTPAU	CAPTCK2	CAPTCK1	CAPTCK0	CAPTON	_	CAPS1	CAPS0				
CAPTC1	CAPEG1	CAPEG0	CAPEN	CAPNFT	CAPNFS	CAPFIL	CAPCLR	CAMCLR				
CAPTMDL	D7	D6	D5	D4	D3	D2	D1	D0				
CAPTMDH	D15	D14	D13	D12	D11	D10	D9	D8				
CAPTMAL	D7	D6	D5	D4	D3	D2	D1	D0				
CAPTMAH	D15	D14	D13	D12	D11	D10	D9	D8				
CAPTMCL	D7	D6	D5	D4	D3	D2	D1	D0				
CAPTMCH	D15	D14	D13	D12	D11	D10	D9	D8				

Capture Timer Register List

Rev. 1.00 April 13, 2023



CAPTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CAPTPAU	CAPTCK2	CAPTCK1	CAPTCK0	CAPTON	_	CAPS1	CAPS0
R/W	R/W	R/W	R/W	R/W	R/W	_	R/W	R/W
POR	0	0	0	0	0	_	0	0

Bit 7 CAPTPAU: CAPTM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CAPTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CAPTCK2~CAPTCK0: Select CAPTM counter clock

000: PWMO periodic signal

001: f_{SYS}/2

010: f_{SYS}/4 011: f_{SYS}/8

100: f_{SYS}/16

101: fsys/32

110: f_{SYS}/64

111: f_{SYS}/128

These three bits are used to select the clock source for the CAPTM.

Bit 3 CAPTON: CAPTM counter on/off control

0: Off

1: On

This bit controls the overall on/off function of the CAPTM. Setting the bit high enables the counter to run, clearing the bit disables the CAPTM. Clearing this bit to zero will stop the counter from counting and turn off the CAPTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value.

Bit 2 Unimplemented, read as "0"

Bit 1~0 CAPS1~CAPS0: CAPTM capture source selection

00: FHA

01: FHB

10: FHC

11: CTIN pin

CAPTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CAPEG1	CAPEG0	CAPEN	CAPNFT	CAPNFS	CAPFIL	CAPCLR	CAMCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CAPEG1~CAPEG0: CAPTM capture active edge selection

00: CAPTM capture disabled

01: Capture at rising edge

10: Capture at falling edge

11: Capture at dual edges

Bit 5 CAPEN: CAPTM capture input control

0: Disable

1: Enable



Bit 4 CAPNFT: CAPTM Noise Filter sampling times

0: 2 times 1: 4 times

The CAPTM Noise Filter circuit requires sampling the signal twice or 4 times continuously, when the sampled signals are all the same, the signal will be acknowledged. The sample frequency is decided by the CAPNFS bit.

Bit 3 CAPNFS: CAPTM Noise Filter clock source selection

0: f_{SYS}

The clock source for the Capture Timer Module Counter is provided by f_{SYS} or f_{SYS}/4.

Bit 2 CAPFIL: CAPTM capture input noise filter control

0: Disable 1: Enable

This bit is used to enable and disable the CAPTM capture input noise filter. If the CAPTON bit is equal to "1" and the CAPFIL bit is also equal to "1", the CAPTM capture input noise filter will be enabled.

Bit 1 CAPCLR: CAPTM counter capture auto-reset control

0: Disable

1: Enable

If this bit is set high, when FHA/FHB/FHC/CTIN generates the required capture edge, the hardware will automatically transfer the value in the CAPTMDL and CAPTMDH registers to the capture register pair CAPTMCL and CAPTMCH, after which the CAPTM counter will be cleared and restart to count automatically.

Bit 0 CAMCLR: CAPTM counter compare match auto-reset control

0: Disable

1: Enable

If this bit is set high, when a compare match condition occurs, the hardware will automatically reset the CAPTM counter. When CAPTMAH/CAPTMAL=000H, it also can generate a compare match interrupt.

CAPTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: CAPTM counter low byte register bit $7 \sim$ bit 0

CAPTM 16-bit counter bit 7 ~ bit 0

CAPTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D15~D8**: CAPTM counter high byte register bit $7 \sim$ bit 0

CAPTM 16-bit counter bit 15 ~ bit 8



CAPTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: CAPTM compare low byte register bit $7 \sim$ bit 0 CAPTM 16-bit compare register bit $7 \sim$ bit 0

CAPTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D15\simD8**: CAPTM compare high byte register bit $7\sim$ bit 0 CAPTM 16-bit compare register bit $15\sim$ bit 8

CAPTMCL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit $7\sim0$ **D7\simD0**: CAPTM capture low byte register bit $7\sim$ bit 0 CAPTM 16-bit capture register bit $7\sim$ bit 0

CAPTMCH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	Х	Х	Х	Х	Х	Х	X	Х

"x": unknown

Bit $7\sim0$ **D15\simD8**: CAPTM capture high byte register bit $7\sim$ bit 0 CAPTM 16-bit capture register bit $15\sim$ bit 8

Capture Timer Operation


The Capture Timer is used to detect and measure input signal pulse widths and periods. It can operate in either Capture or Compare Mode. There are four timer capture inputs, FHA, FHB, FHC and CTIN. Each of these capture inputs has its own edge detector selection, it can be either a rising edge, a falling edge or both rising and falling edges.

The CAPTON bit is used to control the overall Capture Timer module enable/disable function. Disabling the Capture Module when not used will reduce the device power consumption. Additionally the capture input control is enabled/disabled using the CAPEN control bit. The trigger edge options are setup using the CAPEG1 and CAPEG0 bits, to select either positive edge, negative edge or both edges.

The capture timer also includes an internal noise filter which is used to filter out unwanted glitches or pulses on the H1, H2 and H3 input pin. This function is enabled using the CAPFIL bit. If the noise filter is enabled, the capture input signals must be sampled either 2 or 4 times, in order to recognise an edge as a valid capture event. The number of sampling times is based on either t_{SYS} or $t_{SYS}/4$ determined using the CAPNFS bit.

Rev. 1.00 123 April 13, 2023





Capture Mode Operation

The capture timer module contains two capture registers, CAPTMCL and CAPTMCH, which are used to store the present value in the counter. When the Capture Module is enabled, then each capture input source receives a valid trigger signal, the content of the free running counter-up 16-bit counter, which is contained in the CAPTMDL and CAPTMDH registers, will be transferred into the capture registers, CAPTMCL and CAPTMCH. If the count overflows, the CAPOF interrupt flag bit in the interrupt control register will be set. If the CAPCLR bit is set high, then the 16-bit counter will be automatically reset to zero after a capture event occurs.

Compare Mode Operation

When the timer is used in the compare mode, the CAPTMAL and CAPTMAH registers are used to store the 16-bit compare value. When the free running value of the count-up 16-bit counter reaches a value equal to the programmed compare value in these compare registers, the CAPCF interrupt flag bit in the interrupt control register will be set. If the CAMCLR bit is set high, then the counter will be reset to zero automatically when a compare match condition occurs.

For motor applications, the rotor speed or a motor stall condition can be detected by setting the compare registers to compare the captured signal edge transition time. If a stall condition occurs, a compare interrupt will then be generated, after which the PWM motor drive circuit can be shut down by hardware or software to prevent a motor burn out situation.

Rev. 1.00 124 April 13, 2023




Digital Noise Filter

The external NFIN pin is connected to an internal filter to reduce the possibility of unwanted event counting events or inaccurate pulse width measurements due to adverse noise or spikes on the NFIN input signal and then outputs to the 16-bit PTM0 capture circuit in order to ensure that the motor control circuit works normally.

The noise filter circuit is an input/output surge filtering analog circuit which can filter micro-second grade sharp-noise. The maximum antinoise pulse width can be calculated by the following equation:

$$(NF_VIH[4:0]-NF_VIL[4:0])\times (1/f_{SYS})\times 4$$
, where $(NF_VIH[4:0]-NF_VIL[4:0]) > 1$

Note: The first filter pulse width value is measured as an unexpected value due to an incomplete period, so the first measured filter pulse width value should be ignored.



Noise Filter Register Description

The operations of the digital noise filter are controlled by the NF_VIH and NF_VIL registers.

NF_VIH Register

Bit	7	6	5	4	3	2	1	0
Name	NF_BYPS	CINS	_	D4	D3	D2	D1	D0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	1	1	0	0	1

Bit 7 **NF_BYPS**: Bypass noise filter control

0: Noise Filter used

1: Noise Filter Bypass, Dat_Out=Dat_In

Bit 6 CINS: PTM0 capture input source selection

0: Noise Filter Dat_Out not selected (remains original PTM0 capture path)

1: Noise Filter Dat Out selected

Bit 5 Unimplemented, read as "0"

Bit 4~0 **D4~D0**: NF VIH[4:0] data

NF VIL Register

Bit	7	6	5	4	3	2	1	0
Name	NFIS1	NFIS0	_	D4	D3	D2	D1	D0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	0	1	0	1	0

Bit 7~6 NFIS1~NFIS0: NFIN interrupt edge control

00: Disable

01: Rising edge trigger10: Falling edge trigger

11: Dual edge trigger

Bit 5 Unimplemented, read as "0"

Bit 4~0 **D4~D0**: NF_VIL[4:0] data



Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.


A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, such as OPA output of the over current detection, the internal A/D converter power supply and the internal PGA output voltage, and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. More detailed information about the A/D input signal is described in the "A/D Converter Input Signals" section.

Two register pairs which are known as high and low boundary registers, allow the A/D converter digital output value to be compared with upper and lower limit values and a corresponding interrupt to be generated. An additional delay function allows a delay to be inserted into the PWM triggered A/D conversion start process to reduce the possibility of erroneous analog value sampling when the output power transistors are switching large motor currents.

External Input Channels	Internal Signals	A/D Input Select Bits
AN0~AN10	OPAO, AV _{DD} , AV _{DD} /2, V _{VR} , V _{VR} /2, AV _{SS}	SAINS2~SAINS0 SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



Rev. 1.00 126 April 13, 2023



A/D Converter Register Description

Overall operation of the A/D converter is controlled using a series of registers. A read only register pair, SADOH and SADOL, exists to store the A/D converter data 12-bit value. Two register pairs, ADLVDH/ADLVDL and ADHVDH/ADHVDL, are used to store the boundary limit values of the A/D interrupt trigger. The ADDL register is used to setup the start conversion delay time. The VBGRC register is used to enable/disable the A/D converter internal bandgap reference voltage output. The remaining registers are control registers which setup the operating and control function of the A/D converter.

Register				Bi	t			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	_	_	/ -		D11	D10	D9	D8
ADLVDL (ADRFS=0)	D3	D2	D1	D0	00 — —		_	_
ADLVDL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADLVDH (ADRFS=0)	D11	D10	D9	D8	D7 D6		D5	D4
ADLVDH (ADRFS=1)	_	ı	_	_	D11	D10	D9	D8
ADHVDL (ADRFS=0)	D3	D2	D1	D0		_	_	_
ADHVDL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADHVDH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADHVDH (ADRFS=1)	-(_	_		D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	_	_	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
ADCR2	ADSTS	DLSTR	PWIS	ADCHVE	ADCLVE	_	PWDIS1	PWDIS0
ADDL	D7	D6	D5	D4	D3	D2	D1	D0
VBGRC	_	_	_		_	_	_	VBGREN

A/D Converter Register List

A/D Converter Data Registers

As this device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. The A/D data register contents will be unchanged if the A/D converter is disabled.

Rev. 1.00 127 April 13, 2023



ADRFS	FS									SADOL						
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers-SADC0, SADC1, SADC2, ADCR2, ADDL

To control the function and operation of the A/D converter, several control registers known as SADC0, SADC1, SADC2, ADCR2 and ADDL are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS field in the SADC1 register and SACS field in the SADC0 register are used to determine which analog signal derived from the external or internal signals will be connected to the A/D converter. The ADDL register is used to store the A/D conversion start delay time if the Delay trigger circuit is selected.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D Conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared to zero again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D Converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL as well as A/D boundary register pairs known as ADLVDH/ADLVDL and ADHVDH/ADHVDL will be unchanged.

Rev. 1.00 128 April 13, 2023



Bit 4 ADRFS: A/D conversion data format selection

0: A/D converter data format → SADOH=D [11:4]; SADOL=D [3:0] 1: A/D converter data format → SADOH=D [11:8]; SADOL=D [7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog input channel selection

0000: External AN0 input 0001: External AN1 input 0010: External AN2 input 0011: External AN3 input 0100: External AN4 input 0101: External AN5 input 0110: External AN6 input 0111: External AN7 input 1000: External AN8 input 1001: External AN9 input 1010: External AN9 input

1011~1111: Undefined, input floating

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	_	_	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	_	_	R/W	R/W	R/W
POR	0	0	0	_	_	0	0	0

Bit 7~5 SAINS2~SAINS0: A/D converter input signal selection

000: External signal - External analog channel input, ANn

001: Internal signal - Internal OPA output, OPAO

010: Internal signal – Internal A/D converter power supply voltage AV_{DD}

011: Internal signal – Internal A/D converter power supply voltage AV_{DD}/2

100: Internal signal – Internal signal derived from PGA output V_{VR}

101: Internal signal – Internal signal derived from PGA output $V_{VR}/2$

110: Internal signal – Ground

111: Internal signal – Ground

When the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 4~3 Unimplemented, read as "00"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f_{SYS} 001: f_{SYS}/2 010: f_{SYS}/4 011: f_{SYS}/8 100: f_{SYS}/16 101: f_{SYS}/32 110: f_{SYS}/64

111: f_{SYS}/128

Rev. 1.00 129 April 13, 2023



SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	_	_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	_	_	R/W	R/W	R/W	R/W	R/W
POR	0	_	_	0	0	0	0	0

Bit 7 ADPGAEN: A/D converter PGA enable/disable control

0: Disable 1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input voltage (V_{RI}) selection

0: From VREFI pin

1: Internal Bandgap reference voltage V_{BGREF}

When the internal independent reference voltage V_{BGREF} is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. In addition, the internal bandgap reference V_{BGREF} should be enabled by setting the VBGREN bit in the VBGRC register to "1".

Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: Internal A/D converter power, AV_{DD}

01: External VREF pin

1x: Internal PGA output voltage, VVR

These bits are used to select the A/D converter reference voltage source. When the internal A/D converter power supply or PGA output is set as the reference voltage, the reference voltage derived from the external VREF pin will be automatically switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain selection

00: Gain=1

01: Gain=1.667 – V_{VR} =2V as V_{RI} =1.2V

10: Gain= $2.5 - V_{VR} = 3V$ as $V_{RI} = 1.2V$

11: Gain= $3.333 - V_{VR} = 4V$ as $V_{RI} = 1.2V$

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

ADCR2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADSTS	DLSTR	PWIS	ADCHVE	ADCLVE		PWDIS1	PWDIS0
R/W	R/W	R/W	R/W	R/W	R/W	_	R/W	R/W
POR	0	0	0	0	0	_	0	0

Bit 7 ADSTS: A/D conversion start trigger circuit selection

0: Select START bit trigger circuit

1: Select DELAY start

Bit 6 DLSTR: DELAY start function control

0: Disable 1: Enable

When this bit is cleared to zero, the ADDL register value must be cleared to zero. The ADDL register value must be set to a value except 00H if this bit is set high.

Bit 5 **PWIS**: PWM module interrupt source selection

0: Select PWM period match interrupt (PWMP Int)

1: Select PWM duty match interrupt (PWMD0~2 Int)

Rev. 1.00 April 13, 2023



Bit 4~3 ADCHVE~ADCLVE: A/D conversion compare result interrupt trigger condition

configuration (for SAIN[2:0]=001 only)

00: ADLVD[11:0] < SADO[11:0] < ADHVD[11:0]

01: SADO[11:0] ≤ ADLVD[11:0] 10: SADO[11:0] ≥ ADHVD[11:0]

11: SADO[11:0] \leq ADLVD[11:0] or SADO[11:0] \geq ADHVD[11:0]

Bit 2 Unimplemented, read as "0"

Bit 1~0 **PWDIS1~PWDIS0**: PWMn duty match interrupt source selection when PWIS=1

00: PWM0 duty match interrupt to trigger PWM interrupt 01: PWM1 duty match interrupt to trigger PWM interrupt 10: PWM2 duty match interrupt to trigger PWM interrupt 11: PWM2 duty match interrupt to trigger PWM interrupt

ADDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Control code for A/D converter DELAY circuit delay time (counts based on system clock)

Delay time= $(1/f_{SYS}) \times D[7:0]$

Note that when PWMPF or PWMDnF changes from 0 to 1, the Delay circuit starts counting.

Bandgap Referenc Voltage Control Register - VBGRC

A high performance bandgap voltage reference is included in the device. It has an accurate voltage reference output, V_{BGREF} , when input supply voltage changes or temperature variates. The VBGRC register is used to control the bandgap reference voltage circuit enable or disable.

VBGRC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_ /	_	_	_	VBGREN
R/W	_ (_		7 —	_		_	R/W
POR	_	_	_	_	_	_		0

Bit 7~1 Unimplemented, read as "0"

Bit 0 VBGREN: Bandgap reference voltage control

0: Disable 1: Enable

When this bit is cleared to 0, the Bandgap voltage output V_{BGREF} is in a low state.

A/D Converter Boundary Registers

The device contains two register pairs what are known as boundary registers to store fixed values for comparison with the A/D converted data value stored in SADOH and SADOL to trigger an A/D converter compare result interrupt. These two register pairs are a high boundary register pair, known as ADHVDL and ADHVDH, and a low boundary register pair known as ADLVDL and ADLVDH. Note that the A/D converter boundary register contents will be unchanged if the A/D converter is disabled.

Rev. 1.00 131 April 13, 2023



ADRFS				ADL	VDH				ADLVDL							
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Low Boundary Data Registers

ADDES	ADRFS 7 6 5 4 3 2 1 0									ADHVDL							
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	

A/D High Boundary Data Registers

A/D Converter Operation

There are two ways to initiate an A/D converter conversion cycle, selected using the ADSTS bit. The first of these is to use the START bit in the SADC0 register to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. The second method of initiating a conversion is to use the PWM interrupt signal. This can be sourced from either the PWM period or the PWM duty interrupt signal, selected using the PWIS bit. If the PWM duty interrupt signal is selected, the actual PWM duty interrupt trigger source can be determined by the PWDIS1 and PWDIS0 bits in the ADCR2 register. The DLSTR bit can activate a delay function which inserts a delay time between the incoming PWM interrupt signal and the actual start of the A/D conversion process, with the actual delay time being setup using the ADDL register. The actual delay time is calculated by the ADDL register content multiplied by the system clock period. The delay time between the PWM interrupt and the start of the A/D conversion is to reduce the possibility of erroneous analog samples being taken during the time of large transient current switching by the motor drive tansistors. Note that if the DLSTR bit selects no delay the ADDL register must be cleared to zero and vice-versa if the delay is selected, then a non-zero value must be programmed into the ADDL register.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically cleared to zero by the microcontroller after an A/D conversion cycle has ended. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS}, can be chosen to be either f_{SYS} or a subdivided version of f_{SYS}. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK}, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less or larger than the minimum or maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken, as the values may be less or larger than the specified A/D Clock Period range.

Rev. 1.00 132 April 13, 2023



				A/D Clock P	eriod (t _{ADCK})			
f _{sys}	SACKS[2:0] = 000 (f _{SYS})	SACKS[2:0] = 001 (fsys/2)	SACKS[2:0] = 010 (f _{SYS} /4)	SACKS[2:0] = 011 (fsys/8)	SACKS[2:0] = 100 (fsys/16)	SACKS[2:0] = 101 (fsys/32)	SACKS[2:0] = 110 (f _{SYS} /64)	SACKS[2:0] = 111 (fsys/128)
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *
12MHz	83ns *	167ns *	333ns *	667ns	1.33µs	2.67µs	5.33µs	10.67µs *
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs
20MHz	50ns *	100ns *	200ns *	400ns *	800ns	1.6µs	3.2µs	6.4µs

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry, a certain delay as indicated in the timing diagram must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D converter function is not being used.

The boundary register pairs, ADHVDH/ADHVDL and ADLVDH/ADLVDL contain preset values which can be compared with the converted values in SADOH/SADOL registers. Various types of comparisons can be made as defined by the ADCLVE and ADCHVE bits and an interrupt will be generated to inform the system that either the lower or higher boundary has been execeeded. This function can be used to ensure that the motor current operates within safe working limits.

A/D Converter Reference Voltage

The actual reference voltage supply to the A/D Converter can be supplied from the internal A/D converter power, AV_{DD} , an external reference source supplied on pin VREF or an internal reference voltage V_{VR} determined by the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage V_{VR} is an amplified output signal through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage, V_{BGREF} , selected by the PGAIS bit in the SADC2 register.

As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference voltage input from the VREF or VREFI pin will automatically be switched off by hardware.

The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.

SAVRS[1:0]	Reference	Description				
00	AV_DD	Internal A/D converter power supply voltage AV _{DD}				
01	VREF pin	External A/D converter reference pin VERF				
10 or 11	V_{VR}	Internal A/D converter PGA output voltage				

A/D Converter Reference Voltage Selection

Rev. 1.00 133 April 13, 2023



A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 registers determine whether the input pins are setup as A/D converter analog input channel or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are several internal analog signals derived from the operational amplifier output signal OPAO, AV_{DD} , AV_{DD} /2, V_{VR} or V_{VR} /2 which can be connected to the A/D converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000", and the SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[2:0]	SACS[3:0]	Input Signals	Description			
0000~1010		AN0~AN10	External channel analog input ANn			
000	1011~1111	_	Non-existed channel, input is floating			
001	xxxx	OPAO	Internal OPA output signal			
010	xxxx	AV _{DD}	Internal A/D converter power supply voltage AV _{DD}			
011	XXXX	AV _{DD} /2	Internal A/D converter power supply voltage AV _{DD} /2			
100	xxxx	V_{VR}	Internal A/D converter PGA output V _{VR}			
101	xxxx	V _{VR} /2	Internal A/D converter PGA output V _{VR} /2			
110~111	XXXX	AV _{SS}	Connected to the ground			

"x": Don't care

A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram


A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=1/ (A/D clock period × 16)

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16 \, t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.

Rev. 1.00 134 April 13, 2023





A/D Conversion Timing - External Channel Input

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
 Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.
- Step 2
 Enable the A/D converter by setting the ADCEN bit in the SADC0 register to one.
- Step 3
 Select which signal is to be connected to the internal A/D converter by correctly configuring the SACS and SAINS bit fields.
 Selecting the external channel input to be converted, go to Step 4.
 Selecting the internal analog signal to be converted, go to Step 5.
- Step 4

If the SAINS field is 000, the external channel input can be selected. The desired external channel input is selected by configuring the SACS field. When the A/D input signal comes from the external channel input, the corresponding pin should be configured as an A/D input function by selecting the relevant pin-shared function control bits. If the SAINS field is set to 001~111, the relevant internal analog signal will be selected. When the internal analog signal is selected to be converted, the external channel analog input will automatically be disconnected.

- Step 5
 Select which trigger circuit is to be used to start an A/D conversion by correctly programming the ADSTS bit in the ADCR2 register.
- Step 6
 Select the A/D converter output data format by configuring the ADRFS bit.
 - Step 7

 If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 8
 If the Step 5 selects START trigger circuit, the analog to digital conversion process can be initiated by setting the START bit from low to high and then low again. Note that this bit should



have been originally cleared to zero. If the Step 5 selects PWM interrupt trigger circuit, the DELAY start function should be enabled by setting the DLSTR bit in the ADCR2 register and setup the ADDL register to achieve a delay time.

• Step 9

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADCEN low in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function


As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actural A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.

$$1 LSB = V_{REF} \div 4096$$

The A/D converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D output digital value
$$\times$$
 (V_{REF} ÷ 4096)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.



Rev. 1.00 136 April 13, 2023



A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03H
                    ; select f<sub>SYS</sub>/8 as A/D clock and A/D input
mov SADC1, a
                    ; signal comes from external channel
mov a,02H
                    ; setup PASO to configure pin ANO
mov PASO, a
                     ; enable A/D converter and select ANO as the A/D external
mov a,20H
                     ; channel input
mov SADCO, a
start conversion:
                     ; high pulse on start bit to initiate conversion
clr START
set START
                     ; reset A/D
clr START
                      ; start A/D
polling EOC:
sz ADBZ
                    ; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling EOC
                    ; continue polling
mov a, SADOL
                    ; read low byte conversion result value
mov SADOL buffer, a
                    ; save result to user defined register
mov a, SADOH
                    ; read high byte conversion result value
mov SADOH buffer,a ; save result to user defined register
jmp start_conversion ; start next A/D conversion
```

Example: using the interrupt method to detect the end of conversion

```
clr ADE
                     ; disable ADC interrupt
mov a,03H
                    ; select f_{\text{SYS}}/8 as A/D clock and A/D input
mov SADC1,a
                     ; signal comes from external channel
mov a,02h
                     ; setup PASO to configure pin ANO
mov PASO, a
mov a,20h
mov SADCO, a
                    ; enable A/D converter and select ANO as the A/D external
                     ; channel input
Start conversion:
clr START
                    ; high pulse on START bit to initiate conversion
set START
                    ; reset A/D
clr START
                    ; start A/D
clr ADF
                    ; clear ADC interrupt request flag
set ADE
                    ; enable ADC interrupt
set EMI
                    ; enable global interrupt
ADC ISR:
                    ; ADC interrupt service routine
mov acc stack,a
                    ; save ACC to user defined memory
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
```




```
mov a,SADOL ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value
mov SADOH_buffer,a ; save result to user defined register
:

EXIT_INT_ISR:
mov a,status_stack
mov STATUS,a ; restore STATUS from user defined memory
mov a,acc_stack ; restore ACC from user defined memory
reti
```

Comparators

Four independent analog comparators are contained within the device. These functions offer flexibility via their register controlled features such as power-down, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.

As the comparator pins are pin-shared with other functions, the comparator functional pins must first be setup using relevant pin-shared function selection register described in the Pin-shared Function section.



Note: When the PBS0[3:2] bits in the PBS0 register are configured to 10B to select the CPN pin function, the switches circled in the block diagram will be turned on, in which case C1N, C2N and C3N are shorted internally and connected to the CPN pin.

Comparator Block Diagram

Comparator Operation

The device contains four comparator functions which are used to compare two analog voltages and provide an output based on their difference. Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator pin-share is enabled.

Rev. 1.00 138 April 13, 2023



As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function, which will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.

Comparator Register

The CMPC control register controls the hysteresis functions and on/off control of the four comparators. The CnHYEN bit is the comparator n hysteresis control bit and if set high will apply a limited amount of hysteresis to the comparator, as specified in the Comparator Electrical Characteristics table. The positive feedback induced by hysteresis reduces the effect of spurious switching near the comparator threshold. The CnEN bit is the comparator n on/off control bit. If the bit is zero the comparator will be switched off and no power consumed even if analog voltages are applied to its inputs. For power sensitive applications this bit should be cleared to zero if the comparator is not used or before the device enters the IDLE/SLEEP mode.

As the comparator 0 is used in the over current detector, there will be more description about it in the associated chapter.

CMPC Register

Bit	7	6	5	4	3	2	1	0
Name	C3HYEN	C2HYEN	C1HYEN	C0HYEN	C3EN	C2EN	C1EN	C0EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	0	0	0	0

FUR	
Bit 7	C3HYEN: Comparator 3 hysteresis control 0: Off 1: On
Bit 6	C2HYEN: Comparator 2 hysteresis control 0: Off 1: On
Bit 5	C1HYEN: Comparator 1 hysteresis control 0: Off 1: On
Bit 4	C0HYEN : Comparator 0 hysteresis control 0: Off 1: On
Bit 3	C3EN: Comparator 3 On/Off control 0: Off 1: On
Bit 2	C2EN: Comparator 2 On/Off control 0: Off 1: On
Bit 1	C1EN: Comparator 1 On/Off control 0: Off 1: On
Bit 0	C0EN: Comparator 0 On/Off control 0: Off 1: On



CMPSEL Register

Bit	7	6	5	4	3	2	1	0
Name	C3SEL1	C3SEL0	C2SEL1	C2SEL0	C1SEL1	C1SEL0	CPNSW	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit7~6 C3SEL1~C3SEL0: Comparator 3 output latch control

- 00: Always enable the comparator 3 output directly, no latch
- 01: PWM2O signal
- 10: The logic "OR" operation result which is performed by the AT2, BT2 and CT2 signals
- 11: The logic "OR" operation result which is performed by the AB2, BB2 and CB2 signals

Bit5~4 C2SEL1~C2SEL0: Comparator 2 output latch control

- 00: Always enable the comparator 2 output directly, no latch
- 01: PWM1O signal
- 10: The logic "OR" operation result which is performed by the AT2, BT2 and CT2 signals
- 11: The logic "OR" operation result which is performed by the AB2, BB2 and CB2 signals

Bit3~2 C1SEL1~C1SEL0: Comparator 1 output latch control

- 00: Always enable the comparator 1 output directly, no latch
- 01: PWM0O signal
- 10: The logic "OR" operation result which is performed by the AT2, BT2 and CT2 signals
- 11: The logic "OR" operation result which is performed by the AB2, BB2 and CB2 signals

Bit1 CPNSW: CPN switch control

- 0: C1N, C2N and C3N enable/CPN disable
- 1: C1N, C2N and C3N disable/CPN enable

Bit0 Unimplemented, read as "0"


Note: When using the comparator latch function, when the C3SEL[1:0], C2SEL[1:0] or C1SEL[1:0] bit is set to "01", "10" or "11", the Latch function is switched according to the clk input source signal. If the clk input signal is low, then latch the previous data input signal (Q=D (n-1)), otherwise, release it (Q=D).

Rev. 1.00 April 13, 2023



Over Current Detection

The device includes a fully integrated over current detection circuit which is used for motor protection.



Over Current Detector Block Diagram

Over Current Detection Functional Description

The over current detection function for motor protection can be achieved through a set of circuits which include an operational amplifier OPA, an A/D converter, an 8-bit D/A converter and the comparator 0. If an over current situation is detected then the motor external drive circuit can be switched off immediately to prevent damage to the motor.

Two kinds of interrupts can be generated for current detection.

- 1. A/D converter compare result interrupt Int AHL Lim
- 2. Comparator 0 interrupt Int_Is

Input Voltage Range

Together with different PGA operating modes, the input voltage on the OCP pin can be positive or negative for flexible operation. The PGA output for the positive or negative input voltage is calculated based on different formulas and described by the following.

• For input voltages $V_{\rm IN}$ > 0, the PGA operates in the non-inverting mode and the PGA output is obtained using the formula below:

$$V_{OUT} = (1+R2/R1) \times V_{IN}$$

• When the PGA operates in the non-inverting mode by setting the OCPEN[1:0] to "01" with unity gain select by setting the G[2:0] to "000", the PGA will act as a unit-gain buffer whose output is equal to $V_{\rm IN}$.

$$V_{\text{OUT}} = V_{\text{IN}}$$

• For input voltages $0 > V_{IN} > -0.2V$, the PGA operates in the inverting mode and the PGA output is obtained using the formula below. Note that if the input voltage is negative, it cannot be lower than -0.2V which will result in current leakage.

$$V_{OUT} = -(R2/R1) \times V_{IN}$$

Rev. 1.00 141 April 13, 2023



Over Current Detection Registers

There are four registers to control the function and operation of the over current detection circuits, known as OPOMS, OPCM, OPACAL and CMPC. These 8-bit registers define functions such as comparator interrupt edge control, OPA operation mode selection and OPA calibration. The OPCM register is the 8-bit D/A converter output control register used for OPAO comparison. The details of the CMPC register can be referred to in the "Comparator Register" chapter.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
OPOMS	CMP0_EG1	CMP0_EG0	CMP1P_SEL	OCPEN1	OCPEN0	OPAVS2	OPAVS1	OPAVS0				
OPCM	D7	D6	D5	D4	D3	D2	D1	D0				
OPACAL	ARS	AOFM	_	AOF4	AOF3	AOF2	AOF1	AOF0				
CMPC	C3HYEN	C2HYEN	C1HYEN	C0HYEN	C3EN	C2EN	C1EN	C0EN				

Over Current Detection Register List

OPOMS Register

Bit	7	6	5	4	3	2	1	0
Name	CMP0_ EG1	CMP0_ EG0	CMP1P_ SEL	OCPEN1	OCPEN0	OPAVS2	OPAVS1	OPAVS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	0	0	0	0	1	0

Bit 7~6 CMP0_EG1~CMP0_EG0: Interrupt edge control for Comparator 0

00: Comparator 0 and D/A converter both disabled

01: Rising edge trigger

10: Falling edge trigger

11: Dual edge trigger

If these bits are set to "11", a comparator 0 interrupt can be normally generated when edges appear, but it cannot be used as the protection trigger signal.

Bit 5 CMP1P_SEL: CMP1 positive input source selection

0: C1P pin

1: OPA output

Bit 4~3 OCPEN1~OCPEN0: OCP function operating mode selection

00: OCP function is disabled, S1 and S3 on, S0 and S2 off

01: Non-inverting mode, S0 and S3 on, S1 and S2 off

10: Inverting mode, S1 and S2 on, S0 and S3 off

11: Calibration mode, S1 and S3 on, S0 and S2 off

Note: When these bits are set to "01" and the OPAVS[2:0]=111, S0 on, S1, S2, and S3 off. When these bits are set to "00", the OPA, CMP0, and DAC functions must be turned off to avoid false touches of the calibration mode. The DAC uses CMP0 EG[1:0]=00 to turn off the function.

Bit 2~0 **OPAVS2~OPAVS0**: OPA gain selection

000: OPA disabled

001: R2/R1=4

010: R2/R1=9

011: R2/R1=19

100~110: Undefined

111: Unity gain buffer (non-inverting mode) or R2/R1=1(inverting mode)

These bits are used to select the R2/R1 ratio to obtain various gain values for inverting and non-inverting mode. The calculating formula of the PGA gain for the inverting and non-inverting mode is described in the "Input Voltage Range" section. Note that when the OPA is used, the corresponding pin-shared control bit should be properly configured to enable the OPAP and OPAN pins function.

Rev. 1.00 142 April 13, 2023



OPCM Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: 8-bit D/A converter control code bit $7 \sim$ bit 0

The D/A converter can be enabled by setting the CMP0_EG[1:0] bits to any value except "00", so the two bits should be properly set before writing into the OPCM register, to make sure the D/A converter can output successfully.

DAC $V_{OUT} = (AV_{DD}/256) \times D[7:0]$

OPACAL Register

Bit	7	6	5	4	3	2	1	0
Name	ARS	AOFM	_	AOF4	AOF3	AOF2	AOF1	AOF0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	1	0	0	0	0

Bit 7 ARS: Reference input selection for OPA offset calibration

0: Inverting input of OPA1: Non-inverting input of OPA

Bit 6 AOFM: Normal or calibration mode selection

0: Normal Mode

1: Offset Calibration Mode Unimplemented, read as "0"

Bit 4~0 AOF4~AOF0: OPA input offset voltage calibration control code

00000: Minimum 10000: Center 11111: Maximum

BLDC Motor Control Circuit

Bit 5

This section describes how the device can be used to control Brushless DC Motors, also known as BLDC Motors. Its high level of functional integration and flexibility offer a full range of driving features for motor driving.

Functional Description

The PWM counter circuit output PWMO which has an adjustable PWM Duty can be used to control the output motor power, thus controlling the motor speed. Changing the PWM frequency can be used to enhance the motor drive efficiency or to reduce noise and resonance generated during physical motor operation.

The internal Mask circuit is used to determine which PWM modulation signals are enabled or disabled for the motor speed control. The PWM modulation signal can be output using both the high side, GAT/GBT/GCT and the low side, GAB/GBB/GCB, of the external Gate Driver Transistor Pairs under software control.

The Dead-Time Insertion circuit is used to ensure the high and low sides of a Gate Driver Transistor will not be turned on at the same time to prevent a virtual power short circuit. The dead time should be configured in the range of 0.3μ s~5 μ s by related register under software control.

The Staggered circuit can force all the outputs to an off status if the external Gate Driver Transistor high and low sides are on simultaneously which could be due to software error or external factors such as ESD problems.


Rev. 1.00 143 April 13, 2023



The Polarity circuit can select the output polarity of the output signals to support several driving signal combinations for different external gate drive circuit.

The Motor Protection circuit includes many detection circuits for a motor stall condition or over current condition. If any of the above described situations is detected then the motor external drive circuit can be switched off immediately to prevent damage to the motor.

The Hall Sensor Decoder circuit is a six-step system which can be used to control the motor direction. Twelve registers, each using 6 bits, are used to control the direction of the motor. The motor forward, backward, brake and free running functions are controlled by the HDCD/HDCR registers. The HA/HB/HC or SHA/SHB/SHC signals can be selected as the Hall Sensor Decoder circuit inputs.




Note: The GAT, GAB, GBT, GBB, GCT, GCB are the PWM outputs of PWM0H, PWM0L, PWM1H, PWM1L, PWM2H, PWM2L respectively.

BLDC Motor Control Block Diagram


PWM Counter Control Circuit

The BLDC Motor control circuit includes a 10-bit PWM generator. The duty cycle and frequency of the PWM signal can be adjusted by programming 10-bit data into the corresponding PWM duty and period control registers.




Rev. 1.00 144 April 13, 2023





PWM Edge-Aligned Mode Timing Diagram



PWM Duty Synchronous Update Modes

In high speed BLDC applications, using PWM interrupt to update the duty may result in asynchronous update for the three PWM duty values. This will generate undesired PWM duty outputs and lead to control errors. For this problem, two methods are provided for synchronous update of three PWM duty values.

- DUTR0~DUTR2 PWM duty outputs are same
 Usually the three PWM duty outputs are same for square wave control. By setting the PWMSV
 bit high, the data written to the DUTR0H and DUTR0L registers will also be synchronously
 loaded to DUTR1H/DUTR1L and DUTR2H/DUTR2L. In this way the PWM duty synchronous
 update is implemented with reduced instructions.
- DUTR0~DUTR2 PWM duty outputs are not the same
 If the three PWM duty outputs which require to be updated synchronously are not the same, set

Rev. 1.00 145 April 13, 2023




the PWMSU bit high to enable the PWM DUTR0~DUTR2 duty synchronous update function. When the PWM DUTR0~DUTR2 duty synchronous update request flag PWMSUF is set high, the hardware will synchronously update DUTR0, DUTR1 and DUTR2 values, after which the request flag will be automatically cleared to zero.

PWM Register Description

The overall PWM operation is controlled by a series of registers. The DUTRnL/DUTRnH register pairs are used for PWM duty control for adjustment of the motor output power, while the PRDRL/PRDRH register pair is used together to form a 10-bit value to setup the PWM period for PWM frequency adjustment. Being able to change the PWM frequency is useful for motor characteristic matching to reduce problems such as noise interference and resonance. The PWMRL/PWMRH registers are used to monitor the PWM counter dynamically. The PWMON bit in the PWMC register is on/off control bit for the10-bit PWM counter. The PWM counter clock source can be selected by PCKS1~PCKS0 bits in the PWMC register. The PWMMS[1:0] bit field in the PWMC register determines the PWM alignment type, which can be either edge or center type.


The PWMCS register is used to control PWM DUTR0~DUTR2 duty value synchronisation update function and determine if the PWM output state can be quickly updated when the PWM phase changes. When the PWMMEDO bit is zero, if the PWM phase change occurs, the timer will continue to count until the PWM period is completed, and then output to the next phase, this circuit behavior is valid only for PMEn=0 (PWMME register) when in the Software Mask Mode, and is valid for HDCTn when in the Hardware Mask Mode. However, when the PWMMEDO bit is high, the PWM will output to the next phase immediately once the phase is changed. The timings are shown as follows.



Phase Change Timing – PWMMEDO=0

Rev. 1.00 146 April 13, 2023





The DUTRn and PRDR registers are write-only registers, the following steps show the write

• Writing Data to DUTRn or PRDR

procedures:

- Step 1. Write data to High Byte DUTRnH or PRDRH
 - Note that here data is only written to the 2-bit buffer.
- Step 2. Write data to Low Byte DUTRnL or PRDRL
 - Here data is written directly to the Low byte registers and simultaneously data is latched from the 2-bit buffer to the High Byte registers.

					_			
Register				Е	Bit			
Name	7	6	5	4	3	2	1	0
PWMC	PWMMS1	PWMMS0	PCKS1	PCKS0	PWMON	ITCMS1	ITCMS0	PWMLD
PWMCS	_	_	_	_	PWMMEDO	PWMSUF	PWMSU	PWMSV
DUTR0L	D7	D6	D5	D4	D3	D2	D1	D0
DUTR0H	_	_	_	_	_	_	D9	D8
DUTR1L	D7	D6	D5	D4	D3	D2	D1	D0
DUTR1H	_	_	_(_	_	_	D9	D8
DUTR2L	D7	D6	D5	D4	D3	D2	D1	D0
DUTR2H	_	_	_		_	_	D9	D8
PRDRL	D7	D6	D5	D4	D3	D2	D1	D0
PRDRH	_	_	_	_	<u> </u>	_	D9	D8
PWMRL	D7	D6	D5	D4	D3	D2	D1	D0
PWMRH	_	_	_	_	_	_	D9	D8

PWM Register List

Rev. 1.00 April 13, 2023



• PWMC Register

Bit	7	6	5	4	3	2	1	0
Name	PWMMS1	PWMMS0	PCKS1	PCKS0	PWMON	ITCMS1	ITCMS0	PWMLD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PWMMS1~PWMMS0**: PWM alignment mode selection

00: Edge-aligned mode 01: Edge-aligned mode 10: Center-aligned mode 1

11: Center-aligned mode 2

Bit 5~4 PCKS1~PCKS0: PWM counter clock (f_{PWM}) source selection

00: f_{SYS} 01: f_{SYS}/2 10: f_{SYS}/4 11: f_{SYS}/8

Bit 3 **PWMON**: PWM circuit on/off control

0: Off 1: On

This bit controls the on/off of the overall PWM circuit. Setting the bit high enables the counter to run, clearing the bit disables the PWM. Clearing this bit to zero will stop the counter from counting and turn off the PWM which will reduce its power consumption.

Bit 2~1 ITCMS1~ITCMS0: PWM center-aligned mode duty interrupt control

00: Disable center-aligned mode duty interrupt

01: Center-aligned mode duty interrupt only in counting up condition

10: Center-aligned mode duty interrupt only in counting down condition

11: Center-aligned mode duty interrupt both in counting up and down conditions

Bit 0 **PWMLD**: PWM PRDR and DUTRn (n=0~2) register data update control

0: Do not reload the period value and duty 0~2 values in the PRDR and DUTRn (n=0~2) registers

1: Reload the period value and duty 0~2 values in the PRDR and DUTRn (n=0~2) registers after counter overflow/underflow

PWMCS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_ \	PWMMEDO	PWMSUF	PWMSU	PWMSV
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_		_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **PWMMEDO:** PWM output state quickly update control bit when PWM change the phase

0: Disable 1: Enable

Bit 2 **PWMSUF**: PWM DUTR0~DUTR2 duty synchronous update request flag (when PWMSU=1)

0: No request

1: DUTR0~DUTR2 duty synchronous update request

Setting this bit high will request to update DUTR0~DUTR2 duty data synchronously. When synchronous update has finished, this bit will be automatically cleared to zero by hardware.

Rev. 1.00 148 April 13, 2023



Bit 1 PWMSU: PWM DUTR0~DUTR2 duty synchronous update control (when

PWMLD=1) 0: Disable 1: Enable

Bit 0 **PWMSV**: Synchronize DUTR0 content to DUTR1 and DUTR2 control (when

PWMLD=1)

0: Disable, DUTR0~DUTR2 should be configured separately

1: Enable, the PWM duty value written to DUTR0 is synchronised to DUTR1 and DUTR2

• DUTRnL Register (n=0~2)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	W	W	W	W	W	W	W	W
POR	0	0	0	0	0	0	0	0

Bit $7\sim0$ **D7\simD0**: 10-bit PWMn duty low byte register bit $7\sim$ bit 0 10-bit DUTRn register bit $7\sim$ bit 0

• DUTRnH Register (n=0~2)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_		_	_	_	W	W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: 10-bit PWMn duty high byte register bit $1\sim$ bit 0 10-bit DUTRn register bit $9\sim$ bit 8

• PRDRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	W	W	W	W	W	W	W	W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 10-bit PWM period low byte register bit $7 \sim$ bit 0 10-bit PRDR register bit $7 \sim$ bit 0

PRDRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_		_	_	W	W
POR	_	_	_		_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: 10-bit PWM period high byte register bit $1 \sim$ bit 0 10-bit PRDR register bit $9 \sim$ bit 8



• PWMRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: 10-bit PWM counter low byte register bit $7 \sim$ bit 0 10-bit PWM counter bit $7 \sim$ bit 0

PWMRH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: 10-bit PWM counter high byte register bit $1\sim$ bit 0

10-bit PWM counter bit 9 ~ bit 8

Edge-aligned Mode: PWM Period=(PRDR+1)/f_{PWM} (PRDR cannot be set to 000H)

PWM Duty=DUTRn/f_{PWM}


Center-aligned Mode: PWM Period=(PRDR×2)/f_{PWM} (PRDR cannot be set to 000H)

PWM Duty=(DUTRn×2-1)/f_{PWM}

MASK Function

The device includes a Mask function for Motor control to provide its control flexibility.


The internal mask circuit supports three operating modes, which are known as the Normal Mode, Brake Mode and Motor Protection Mode. The Normal Mode has two sub-modes, namely Hardware Mask Mode and Software Mask Mode.



Mask Function Block Diagram

Rev. 1.00 150 April 13, 2023





Normal Mode

In the Normal Mode, the motor speed control method is determined by the PWMS and MPWE bits in the MCF register.

- When PWMS=0, Transistor pair low side GAB/GBB/GCB will output PWM.
- When PWMS=1, Transistor pair high side GAT/GBT/GCT will output PWM.
- When MPWE=0, the PWM output is disabled and AT0/BT0/CT0/AB0/BB0/CB0 are all on.
- When MPWE=1, the PWM output is enabled and AT0/BT0/CT0/AB0/BB0/CB0 can output a variable PWM signal for speed control.
- When MPWMS=0, the PWM has a Complementary output.
- When MPWMS=1, the PWM has a Non-complementary output.
- When MSKMS=0, Hardware Mask Mode is selected.
- When MSKMS=1, Software Mask Mode is selected.

MCF Register

Bit	7	6	5	4	3	2	1	0
Name	MSKMS	_	_	_	MPWMS	MPWE	FMOS	PWMS
R/W	R/W	_		_	R/W	R/W	R/W	R/W
POR	0		_	-	0	1	0	0

Bit 7 MSKMS: Mask mode selection

0: Hardware Mask Mode

1: Software Mask Mode

Bit 6~4 Unimplemented, read as "0"

Bit 3 MPWMS: Hardware mask mode PWM output selection

0: Complementary output

1: Non-complementary output

This bit selection is invalid in the Software Mask Mode where the PWM output is determined by the PWMME and PWMMD registers

Bit 2 MPWE: PWM output control

0: PWM output disable (AT0/BT0/CT0/AB0/BB0/CB0 can not output PWM)

1: PWM output enable

Bit 1 FMOS: Mask output control when PROTECT is triggered

0: AT0/BT0/CT0=0, AB0/BB0/CB0=0

1: AT0/BT0/CT0=0, AB0/BB0/CB0=1



Bit 0 **PWMS**: High sides or low sides output PWM selection for Hardware Mask mode

0: Low sides output PWM1: High sides output PWM

• MCD Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	GAT	GAB	GBT	FHC	FHB	FHA
R/W	_	_	R	R	R	R	R	R
POR	_	_	0	0	0	Х	Х	х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 **GAT/GAB/GBT**: Gate driver output

Bit 2~0 FHC/FHB/FHA: HC/HB/HA filtered outputs via Hall Noise Filter

These signals are derived from the HC/HB/HA signals and filtered by the Hall Noise

Filter.

Hardware Mask Mode

Complementary control, MPWMS=0

	HAT	HAB	AT0	AB0		HAT	HAB	AT0	AB0
	0	0	0	0		0	0	0	0
PWMS=0	0	1	PWMB	PWMO	PWMS=1	0	1	0	1
	1	0	1	0		1	0	PWMO	PWMB
	1	1	0	0		1	1	0	0

	нвт	нвв	ВТ0	BB0		HBT	HBB	ВТ0	BB0
	0 0 0 0		0	0	0	0			
PWMS=0	0	1	PWMB	PWMO	PWMS=1	0	1	0	1
	1	0	1	0		1	0	PWMO	PWMB
	1	1	0	0		1	1	0	0

	нст	нсв	СТО	CB0		нст	нсв	СТ0	CB0
	0	0	0	0		0	0	0	0
PWMS=0	0	1	PWMB	PWMO	PWMS=1	0	1	0	1
	1	0	1	0		1	0	PWMO	PWMB
	1	1	0	0		1	1	0	0

Non-complementary control, MPWMS=1

	HAT	HAB	AT0	AB0		HAT	HAB	AT0	AB0
	0	0	0	0	MO PWMS=1	0	0	0	0
PWMS=0	0	1	0	PWMO		0	1	0	1
	1	0	1	0		1	0	PWMO	0
	1	1	0	0		1	1	0	0

	НВТ	НВВ	ВТ0	BB0		НВТ	НВВ	ВТ0	BB0
	0	0	0	0		0	0	0	0
PWMS=0	0 1 0 PWMO PWMS=1	0	1	0	1				
	1	0	1	0		1	0	PWMO	0
	1	1	0	0		1	1	0	0


Rev. 1.00 152 April 13, 2023




	нст	нсв	СТ0	CB0		нст	нсв	СТ0	CB0
	0	0	0	0	PWMS=1	0	0	0	0
PWMS=0	0	1	0	PWMO		0	1	0	1
	1	0	1	0		1	0	PWMO	0
	1	1	0	0		1	1	0	0


Software Mask Mode


To control the software Mask circuit, two registers known as PWMME and PWMMD are provided. PWMME register is used to control PWM signal masked or not and PWMMD is used to determine the MOSFET Driver Circuit is on or off.







3-Phase Inverter Symbol and Control Bits










	JME	n	۲	MDr	1
1	0	1	1	х	0
1	0	1	0	х	0

F	PME	1		MDr	1
1	1	0	1	0	х
1	1	0	0	0	х

	F	PME	n		F	ıdM	1			
	1	1	0		0	1	х			
	1	1	0		0	0	х			

Mask Complement Mode Examples





Mask Independent Mode Examples

- Note: 1. If the mask mode is enabled, when PWMxH and PWMxL are masked at the same time, the two line data of each pair, PMD0 and PMD1, PMD2 and PMD3, PMD4 and PMD5, can not be both set to "1", otherwise the output will be forced to 0.
 - 2. If PWM and complementary PWM are both enabled, one of the complementary channels outputs PWM and the other one can not be masked to "1" but outputs "0" automatically by hardware.
 - 3. If the GxT and GxB (x=A, B or C) pins are configured as I/O function, then PWM Mask function will be invalid.

PWMME Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PME5	PME4	PME3	PME2	PME1	PME0
R/W		_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	-	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit $5\sim0$ **PMEn**: PWM mask enable bit (n=0 ~5)

0: Disabled, PWM generator signal is output to next stage

1: Enabled, PWM generator signal is masked

The PWM generator signal will be masked when this bit is set high. Then the corresponding PWMn channel will output with the mask data PMDn.

• PWMMD Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PMD5	PMD4	PMD3	PMD2	PMD1	PMD0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit $5\sim0$ **PMDn**: PWM mask data bit (n=0 ~5)

0: Output logic low 1: Output logic high

When the corresponding mask enable bit PMEn=1, this Mask data bit can control the output.

Brake Mode

The brake mode has the highest priority. When this mode is activated, all the low sides of the external gate driver transistors are all on and the high sides are all turned off. When Brake mode is enabled, the truth table of the external gate driver transistor high/low side status are shown below.

Rev. 1.00 154 April 13, 2023



BRKE=1	AT0	BT0	СТ0	AB0	BB0	CB0
DIXIXE-1	0	0	0	1	1	1

Motor Protection Mode

When the PROTECT bit is set high, the motor protection mode is activated, the external gate driver transistor pair can be forced into brake status, where the high sides are all off and the low sides are all on, or free running status, where the high and low sides are all off. The protection decode table is shown below.

PROTECT=1	GAT	GBT	GCT	GAB	GBB	GCB
FMOS=0	0	0	0	0	0	0
FMOS=1	0	0	0	1	1	1

Other Functions


Several other functions exist for additional motor control drive signal flexibility. These are the Dead Time Insertion Function, Staggered Function and Polarity Control Function.

Dead Time Insertion Function

During a transistor pair switchover, a dead time should be introduced to prevent the transistor being turned on at the same time in both the high and low sides which will provide a direct short circuit. The actual dead time must be setup in the range of $0.3\mu s \sim 5\mu s$ and is selected by the application program.

- When the AT0/AB0/BT0/BB0/CT0/CB0 outputs at a rising edge, a Dead Time is inserted.
- When the AT0/AB0/BT0/BB0/CT0/CB0 outputs at a falling edge, their outputs remain unchanged.

The Dead-Time Insertion Circuit is only used during motor control. The Dead Time function is controlled by DTS register.



Rev. 1.00 155 April 13, 2023



• DTS Register

Bit	7	6	5	4	3	2	1	0
Name	DTCKS1	DTCKS0	DTE	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 DTCKS1~DTCKS0: Dead Time clock source selection

00: $f_{DT}=f_{SYS}$ 01: $f_{DT}=f_{SYS}/2$ 10: $f_{DT}=f_{SYS}/4$ 11: $f_{DT}=f_{SYS}/8$

Bit 5 DTE: Dead Time function control

0: Disable 1: Enable

Bit $4\sim0$ **D4\simD0**: Dead Time Register bit $4\sim$ bit 0

5-bit Dead Time counter.

Dead Time=(DTS[4:0]+1)/f_{DT}

Staggered Function

The Staggered Function will force all output drive transistors to be off when the external transistor pair high and low sides are both on resulting from a software error occurrence or other errors due to external factors such as ESD.

AT1	AB1	AT2	AB2
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

Note: The default condition for the BLDC motor control circuit is designed for default N-type transistor pairs. This means a "1" value will switch the transistor on and a "0" value will switch it off.

Polarity Control Function

This function allows setup of the external gate drive transistor output polarity status. A single register, PLC, is used for the overall control.

• PLC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PCBC	PCTC	PBBC	PBTC	PABC	PATC
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **PCBC**: GCB output polarity control

0: Non-invert1: Invert

Bit 4 **PCTC**: GCT output polarity control

0: Non-invert 1: Invert

Bit 3 **PBBC**: GBB output polarity control

0: Non-invert1: Invert

Rev. 1.00 156 April 13, 2023



Bit 2 **PBTC**: GBT output polarity control

0: Non-invert1: Invert

Bit 1 PABC: GAB output polarity control

0: Non-invert 1: Invert


Bit 0 **PATC**: GAT output polarity control

0: Non-invert output1: Invert output

Note that the default output pin GAT/GAB/GBT/GBB/GCT/GCB status are all high impedance.

Hall Sensor Decoder

This device contains a fully integrated Hall Sensor decoder function which interfaces to the Hall Sensors in the BLDC motor for motor direction and speed control.



Hall Sensor Decoder Block Diagram


The Hall Sensor decoder input signals are selected by setting the HDMS bit high. If the HDMS bit is zero then SHA/SHB/SHC which are set in the HDCD register will be used instead of the actual Hall Sensor signals. If the HDMS bit is high, HA/HB/HC source is selected by the HSEL bit in the HINTEG Register.

Hall Sensor Noise Filter

This device includes a Hall Noise Filter function to filter out the effects of noise generated by the large switching currents of the motor driver. This generated noise may affect the Hall Sensor inputs (HA/HB/HC), which in turn may result in incorrect Hall Sensor output decoding.

Rev. 1.00 157 April 13, 2023





Note: The detailed control for the CAPTM noise filter is described in the Capture Timer Module section.

Hall Sensor Noise Filter Block Diagram

Several registers are used to control the noise filter. The HNF_EN bit in the HNF_MSEL register is used for the overall enable/disable control of the noise filter.

HNF_EN bit	Status	
0	Noise filter off – HA/HB/HC bypass the noise filter	
1	Noise filter on	

Hall Sensor Noise Filter Enable

The sampling frequency of the Hall noise filter is setup using the HFR SEL[2:0] bits.

The HCK_N[4:0] bits in the HCHK_NUM register are used to setup the number of Hall Sensor input compare times.

HCK N [4:0] × Sampling space = Anti-noise ability = Hall Delay Time.

It should be noted that longer Hall delay time will result in worse rotor speed feedback signal distortion.

Hall Sensor Delay Function

The Hall sensor function in the device includes a Hall delay function which can implement a signal phase forward or phase backward operation. The following steps, which should be executed before the Hall Decoder is enabled, show how this function is activated.

Step 1
 Set the Hall Decode table to select either the phase forward or phase backward function.

Rev. 1.00 158 April 13, 2023



- Step 2
 Select which TM is used to generate the Delay Time by programming the CTM_SEL1~CTM_SEL0 bits and set the selected TM to run in the Compare Match Output Mode.
- Step 3
 Use the HDLY_MSEL bit to select the Hall Delay circuit operating mode. The default value of HDLY_MSEL is zero which will disable the Hall Delay circuit. If the HDLY_MSEL bit is set high, then the Hall Delay circuit will be enabled.
- Step 4
 Enable the Hall Decoder using the HDCEN bit.


The following points should be noted regarding the HDLY MSEL bit.

- 1. When this bit is low, BUF1[2:0] and BUF2[2:0] will be cleared to zero.
- 2. When this bit is low, PTM0, PTM1 and PTM3 remain their original TM functions.
- 3. When this bit is high, the TM which is selected by the Delay function will be dedicated for use by the Hall Delay circuit. In this case, the original TM functions will still remain active except for that the PTnON bit which will be controlled automatically by the hardware. And the selected PTM should be properly configured according to the requirement.


With regard to the selected PTM functions the following notes should be taken before the Delay function is enabled.

- 1. Remain PTnON=0 and PTnPAU=0.
- 2. The PTM should be set to operate in the Compare Match Output Mode.
- 3. Set PTnCCLR=1, therefore the PTM counter is cleared with a comparator A match condition.
- 4. Setup the Delay time by properly setting the PTMn CCRA and selecting the counter clock.

After the Delay function is enabled by setting the HDLY_MSEL bit from low to high, the Delay time must not be more than one step time of the Hall input, otherwise the output can not be anticipated and the control will drop out of step. One Hall input cycle includes six steps.







Delay Function Timing

Motor Control Drive Signals

The direction of the BLDC motor is controlled using the HDCR and HDCD registers as well as a series of 6-bit HDCT registers, HDCT0~HDCT11. When using the Hall Sensor Decoder function, the direction can be determined using the FRS bit and the brake operation can be controlled using the BRKE bit. Both bits are in the HDCR register. The value of the 6-bit registers HDCT0~HDCT5 are used for the Motor Forward table, and The value of the 6-bit registers HDCT6~HDCT11 are used for the Motor Backward table.

The accompanying tables show the truth tables for each of the registers.


	60 D	egrees	S	120 [Degree	s	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SA	SB	SC	SA	SB	SC	HAT	HAB	HBT	HBB	НСТ	нсв
Forward	1	0	0	1	0	0			HDCT	0[5:0]		
(HDCEN=1,	1	. 1	0	1	1	0			HDCT	1[5:0]		
FRS=0,	1	1	1	0	1	0			HDCT	2[5:0]		
BRKE=0)	0	1	_1	0	1	1			HDCT	3[5:0]		
	0	0	1	0	0	1			HDCT	4[5:0]		
	0	0	0	1	0	1			HDCT	5[5:0]		
	60 D	egree	S	120 [Degree	s	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	SA	SB	SC	SA	SB	SC	HAT	HAB	HBT	HBB	HCT	НСВ
Backward	1	0	0	1	0	0	HDCT6[5:0]					
(HDCEN=1,	1	1	0	1	1	0			HDCT	7[5:0]		
FRS=1,	1	1	1	0	1	0			HDCT	8[5:0]		
BRKE=0)	0	1	1	0	1	1			HDCT	9[5:0]		
	0	0	1	0	0	1			HDCT	10[5:0]		
	0	0	0	1	0	1			HDCT	11[5:0]		
Brake	60 D	egree	s	120 [Degree	s	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
(BRKE=1, HDCEN=x,	SA	SB	SC	SA	SB	SC	HAT	HAB	HBT	HBB	НСТ	HCB
FRS=x)	V	V	V	V	V	V	0	1	0	1	0	1

Rev. 1.00 April 13, 2023




Hall Decoder Disabled	60 Degrees			120 Degrees			Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
(HDCEN=0)	SA	SB	SC	SA	SB	SC	HAT	HAB	нвт	HBB	нст	нсв
Free Running	V	V	V	V	V	V	0	0	0	0	0	0
	60 D	egree	S	120 [Degree	s	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Hall Decoder	SA	SB	SC	SA	SB	SC	HAT	HAB	нвт	HBB	нст	нсв
(HDCEN=x)	1	0	1	1	1	1	0	0	0	0	0	0
(1.1.2.1.1.7.)	0	1	0	0	0	0	0	0	0	0	0	0

The relationship between the data in the truth tables and how they relate to actual motor drive signals is shown in the accompany timing diagram. The full 6-step cycle for both forward and backward motor rotation is provided.



Motor Drive Signal Timing Diagram - Forward Direction



Motor Drive Signal Timing Diagram - Backward Direction

Hall Sensor Decoder Register Description

The HDCR register is the Hall Sensor Decoder control register, HDCD is the Hall Sensor Decoder input data register, and HDCT0~HDCT11 are the Hall Sensor Decoder tables. The HCHK_NUM register is the Hall Noise Filter check time number register and HNF_MSEL is the Hall Noise Filter Mode selection register. The HINTEG register is Hall Noise Filter input source selection and interrupt edge control register.

HINTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	HSEL	INTCS1	INTCS0	INTBS1	INTBS0	INTAS1	INTAS0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **HSEL**: HA/HB/HC source selection

0: H1/H2/H3

1: CMP1/CMP2/CMP3 output

Bit 5~4 INTCS1~INTCS0: FHC Interrupt edge control for INTC

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

Bit 3~2 INTBS1~INTBS0: FHB Interrupt edge control for INTB

00: Disable

01: Rising edge trigger

Rev. 1.00 April 13, 2023



10: Falling edge trigger

11: Dual edge trigger

Bit 1~0 INTAS1~INTAS0: FHA Interrupt edge control for INTA

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

HDCR Register

Bit	7	6	5	4	3	2	1	0
Name	CTM_ SEL1	CTM_ SEL0	HDLY_ MSEL	HALS	HDMS	BRKE	FRS	HDCEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0

Bit 7~6 CTM_SEL1~CTM_SEL0: Select TM used for Hall Delay Circuit

00: PTM0 (16-bit PTM) 01: PTM1 (16-bit PTM) 10: PTM3 (10-bit PTM)

11: Unused

Bit 5 HDLY MSEL: Hall Delay Circuit selection

0: Original path (Bypass Delay Circuit)

1: Hall Delay Circuit

Bit 4 HALS: Hall Sensor decoding angle configuration selection

0: 60 degrees 1: 120 degrees

Bit 3 HDMS: Hall Sensor decoding mode selection

0: Software Mode (SHA/SHB/SHC in the HDCD register)
1: Hall Sensor Mode (FHA/FHB/FHC via noise filter)

Bit 2 BRKE: Motor brake control

0: AT/BT/CT/AB/BB/CB=V 1: AT/BT/CT=0, AB/BB/CB=1

Bit 1 FRS: Motor forward/backward selection

0: Forward 1: Backward

Bit 0 HDCEN: Hall Sensor decoder control

0: Disable 1: Enable

HDCD Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_		_	SHC	SHB	SHA
R/W	_	_	_		_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 SHC: Software Hall C
Bit 1 SHB: Software Hall B
Bit 0 SHA: Software Hall A



• HDCTn Register (n=0~11)

Bit	7	6	5	4	3	2	1	0
Name	_	_	HATDn	HABDn	HBTDn	HBBDn	HCTDn	HCBDn
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 HATDn: HAT output state control

0: Output 0 1: Output 1

Bit 4 HABDn: HAB output state control

0: Output 0 1: Output 1

Bit 3 HBTDn: HBT output state control

0: Output 0 1: Output 1

Bit 2 HBBDn: HBB output state control

0: Output 0 1: Output 1

Bit 1 **HCTDn**: HCT output state control

0: Output 0 1: Output 1

Bit 0 HCBDn: HCB output state control

0: Output 0 1: Output 1

HCHK_NUM Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	HCK_N4	HCK_N3	HCK_N2	HCK_N1	HCK_N0
R/W		_	_	R/W	R/W	R/W	R/W	R/W
POR		_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 HCK_N4~HCK_N0: Number of Hall Noise Filter check times

• HNF_MSEL Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	-	_	HNF_EN	HFR_ SEL2	HFR_ SEL1	HFR_ SEL0
R/W	_	_		_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 HNF_EN: Hall Noise Filter control

0: Disable (bypass)

1: Enable


Bit 2~0 HFR_SEL2~HFR_SEL0: Hall Noise Filter clock source selection

000: f_{SYS}/2 001: f_{SYS}/4 010: f_{SYS}/8 011: f_{SYS}/16 100: f_{SYS}/32 101: f_{SYS}/64 110: f_{SYS}/128 111: Unused




Motor Protection Function

Motors normally require large currents for their operation and as such need to be protected from the problems of excessive drive currents and motor stalling, etc., to reduce motor damage or for safety reasons. This device includes a range of protection and safety features.



Motor Protection Function Block Diagram



Protection Function Control Logic

Rev. 1.00 April 13, 2023



Motor Protection Function Description

The PROTECT mechanism provides three kinds of motor protection features to turn off motor immediately, allowing action to be taken to protect the motor from damage or to provide additional safety.

The protection features are:

- · Stall detection function
- Over current protection
- · Turn off the motor by software

When the motor protection circuit is on, i.e, PROTECT=1, the external Gate Drive transistor pair can be forced into two different status, which is determined by the FMOS bit in the MCF register. The first is the brake status where the high sides are all off and the low sides are all on, and the second is the free running status where both high and low sides are off.

The motor protection circuit can be triggered and released in two modes, which is selected by the MPTC2 register. One mode is the Fault Mode and the other is Pause Mode. In the Fault Mode, the PROTECT signal is set by a trigger source event occurrence and the PROTECT signal is automatically released after the trigger source trigger event is resolved. For the Pause Mode, PROTECT signal setup is determined by a trigger source event occurrence while the PROTECT signal can only be released by software.

Additionally, the PROTECTOC mechanism is used to cut off the driver signal output quickly, providing a more immediate current protection machenism. If an over current condition was detected, the preset OCPS protection signals will be output immediately ignoring the original signals to protect the power transistors from damage. The PROTECTOC signal can be setup by software or hardware trigger mechanism which is selected by programming the corresponding OCPSE (hardware trigger) or OCPWE (software trigger) bit in the MPTC1 register. Whatever the PROTECTOC signal triggerred source was, it can only be released by software.

Current Protection Machenism

The device contains an internal OPA, a high speed 12-bit A/D Converter, an 8-bit D/A Converter and a comparator 0 to measure the motor current and to detect excessive current values. If an over current situation should occur, then the external drive circuit can be shut down immediately to prevent motor damage. More details are provided in the Over Current Detection chapter.

As the motor driver PCB will have rather large amounts of noise, and as this noise will be amplified by the OPA, this can easily lead to false triggering. For this reason the Fault Mode must be used.

The comparator 0 output is filtered by a 2 system clock filter circuit to generate the Int_Is signal to trigger protection.

For the MOS Limit current mechanism Int_AHL_Lim, when AHLHE=0 then the hardware protection mode is disabled, and when AHLHE=1 the hardware protection is enabled. The current limiting circuit is a hardware circuit, and the control can only be valid when the A/D converter channel selects the operational amplifier output.


AHLPS= $0 \rightarrow$ The protection ciruit will allow the PWM output to immediately restart once the Int_AHL Lim interrupt protection is released.

AHLPS=1 \rightarrow The protection circuit will only allow the PWM output to restart on the next PWM period once the Int AHL Lim interrupt protection is released.

For the MOS over current mechanism Int_Is, when ISHE=0 the hardware trigger mode is disabled. When ISHE=1 the hardware trigger mode is enabled. When ISPS=0, the Fault Mode is selected, when ISPS=1, the Pause Mode is selected.

Rev. 1.00 166 April 13, 2023





Current Protection Timing

The PROTECTOC signal can be triggered by software or hardware trigger mechanism which is selected by programming the corresponding OCPSE or OCPWE bit in the MPTC1 register.

- OCPSE=1: H/W direct over current trigger & S/W release Ensure that the ISHE bit has been set to select the hardware Int_Is over current protection before setting the OCPSE bit high. Then the over current compare interrupt signal Int_Is can be used to directly switch off the drive signals. Since Int_Is is a pulse signal, the over current trigger signal must be latched. When the PROTECTOC signal is logic high, the drive signals at the polarity stage will be ignored and the over current protection logics in the OCPS register are used to immediately switch off drive signals to protect the power MOS. To release the PROTECTOC over current protection mechanism, set the OCPSE bit from low to high to trigger the software reset function thus pulling the PROTECTOC signal to low, after which the normal drive signals at the Polarity stage will be recovered.
- OCPWE=1: S/W trigger & S/W release
 It is a more immediate current protection mechanism. The PROTECTOC signal will be triggered directly by setting the OCPWE bit high. To release the over current protection, clear the OCPWE bit to zero to reset the PROTECTOC signal, after which the normal Polarity drive signal will be recovered.

Motor Stall Detection Function

For 3-phase BLDC applications with Hall Sensors, the integrated 16-bit CAPTM can be used to monitor the H1, H2 and H3 inputs for rotor speed detection. The software will setup the CAPTMAH and CAPTMAL registers to monitor the Hall sensor inputs H1, H2 and H3 for rotor speed control. If an abnormal situation occurs, a CapTM_Cmp or CapTM_Over interrupt will be generated, which is described in the CAPTM section.

CapTM_Cmp Stall Detection Mechanism: CapCHE=0 disables the hardware trigger mode, and CapCHE=1 enables the hadware trigger mode. The stall detection mechanism must use the Pause Mode which is selected by setting the CAPCS bit.

Rev. 1.00 167 April 13, 2023



CapTM_Over Stall Detection Mechanism: CapOHE=0 disables the hardware trigger mode, and CapOHE=1 enables the hardware trigger Mode. Then select the Pause Mode by setting the CAPOPS bit.

Motor Protection Register Description

There are three registers, MPTC1, MPTC2 and OCPS, which are used for the motor protection control function.

MPTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PSWD	PSWE	СарОНЕ	CapCHE	ISHE	AHLHE	OCPWE	OCPSE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PSWD**: Motor protection software mode data

0: PSWD=0 1: PSWD=1

In the Pause Mode, the PSWD bit can be used to trigger protection and release protection. In the Fault Mode, the PSWD bit can only be used to release protection, in which case the PSWE bit should be set to "1".

Bit 6 **PSWE**: Motor protection software mode control

0: Disable 1: Enable

When the motor protection software mode has been enabled and triggered, it can be released by setting this bit from $1\rightarrow0\rightarrow1$.

Bit 5 CapOHE: CapTM_Over hardware trigger mode control

0: Disable 1: Enable

Bit 4 CapCHE: CapTM_Cmp hardware trigger mode control

0: Disable 1: Enable

Bit 3 ISHE: Int_Is hardware trigger mode control

0: Disable 1: Enable

Bit 2 AHLHE: Int AHL Lim Hardware trigger Mode control

0: Disable 1: Enable

Bit 1 OCPWE: PROTECTOC software trigger & software release control

0: Disable 1: Enable

Bit 0 OCPSE: PROTECTOC over current hardware trigger & software release control

0: Disable 1: Enable

When this function has been enabled and the PROTECTOC has been triggered, the PROTECTOC protection can only be released by by setting this bit from high to low then to high.

Rev. 1.00 168 April 13, 2023



MPTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	OCPOSE	ICYCE	PSWPS	AHLPS	ISPS	CAPCS	CAPOPS
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 OCPOSE: PROTECTOC hardware trigger source selection

0: Int Is

1: CMP1 output rising edge

Bit 5 ICYCE: Over current hardware cycle-by-cycle protection

0: Disable 1: Enable

The protection circuit will switch off the PWM output once the Int_Is has an over current condition, and recover the PWM output on the next PWM period. However the PWM output will be switch off again immediately if there is still an over current condition.

Bit 4 **PSWPS**: Pause/Fault mode selection in software mode

0: Fault mode

1: Pause mode

Bit 3 AHLPS: Int AHL Lim mode selection

 Protection circuit allows immediate restart of PWM output when the Int_AHL_ Lim interrupt has been reset

1: Protection circuit allows restart of PWM output on the next PWM period when the Int_AHL_Lim interrupt has been reset

Bit 2 ISPS: Int_Is Pause/Fault mode selection

0: Fault mode

1: Pause mode

Bit 1 CAPCS: CapTM Cmp mode selection

0: Undefined

1: Pause Mode

Note if the CapTM_Cmp trigger protection is enabled, the mode must be selected as Pause Mode by setting the CAPCS bit high.

Bit 0 CAPOPS: CapTM Over Pause Mode selection

0: Undefined

1: Pause Mode

Note if the CapTM_Over trigger protection is enabled, the mode must be selected as Pause Mode by setting the CAPOPS bit high.

OCPS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	ОСРСВ	OCPCT	ОСРВВ	OCPBT	OCPAB	OCPAT
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 OCPCB: GCB over current protection output selection

0: Output 0 1: Output 1

Bit 4 OCPCT: GCT over current protection output selection


0: Output 0 1: Output 1



Bit 3 OCPBB: GBB over current protection output selection 0: Output 0 1: Output 1 Bit 2 OCPBT: GBT over current protection output selection 0: Output 0 1: Output 1 Bit 1 OCPAB: GAB over current protection output selection 0: Output 0 1: Output 1 Bit 0 **OCPAT**: GAT over current protection output selection 0: Output 0 1: Output 1

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I²C Master Slave Bus Connection


I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data. However, it is the master device that has overall control of the bus. For these devices, which only operate in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if the I²C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register. It is suggested that these devices should not enter the IDLE/SLEEP mode during the I²C communication.

Rev. 1.00 April 13, 2023





The IICDEB1 and IICDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS}, and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{sys} > 2MHz	f _{SYS} > 5MHz
2 system clock debounce	f _{SYS} > 4MHz	f _{SYS} > 10MHz
4 system clock debounce	f _{sys} > 8MHz	f _{sys} > 20MHz

I²C Minimum f_{SYS} Frequency Requirements

Rev. 1.00 171 April 13, 2023



I²C Registers

There are three control registers associated with the I²C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
IICC0	_	_	_	_	IICDEB1	IICDEB0	IICEN	_	
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK	
IICD	D7	D6	D5	D4	D3	D2	D1	D0	
IICA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_	
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0	

I²C Register List

I²C Data Register

The IICD register is used to store the data being transmitted and received. Before these devices write data to the I²C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I²C bus, these devices can read it from the IICD register. Any transmission or reception of data from the I²C bus must be made via the IICD register.

IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": Unknown

Bit $7 \sim 0$ **D7\simD0**: I²C data register bit $7 \sim$ bit 0

I²C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

IICA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
POR	0	0	0	0	0	0	0	_

Bit 7~1 **IICA6~IICA0**: I²C slave address

IICA6~IICA0 is the I²C slave address bit $6 \sim$ bit 0.

Bit 0 Unimplemented, read as "0"

I²C Control Registers

There are three control registers for the I²C interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and select the debounce time. The IICC1 register contains the relevant flags which are used to indicate the I²C communication status. Another register, IICTOC, is used to control the I²C time-out function and is described in the corresponding section.

Rev. 1.00 172 April 13, 2023



• IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	IICDEB1	IICDEB0	IICEN	_
R/W	_	_	_	_	R/W	R/W	R/W	_
POR	_	_	_	_	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **IICDEB1~IICDEB0**: I²C debounce time selection

00: No debounce

01: 2 system clock debounce

1x: 4 system clock debounce

Note that the I^2C debounce circuit will operate normally if the system clock, f_{SYS} , is derived from the f_H clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 IICEN: I²C enable control

0: Disable

1: Enable

The bit is the overall on/off control for the I²C interface. When the IICEN bit is cleared to zero to disable the I²C interface, the SDA and SCL lines will lose their I²C function and the I²C operating current will be reduced to a minimum value. When the bit is high the I²C interface is enabled. If the IICEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7 HCF: I²C bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I²C bus address match flag

0: Address not match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I²C bus busy flag

0: I²C Bus is not busy

1: I²C Bus is busy

The HBB flag is the I²C busy flag. This flag will be "1" when the I²C bus is busy which will occur when a START signal is detected. The flag will be cleared to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I²C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter



Bit 3 TXAK: I²C bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I²C slave read/write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I²C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I²C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I²C address match wake-up control

0: Disable

1: Enable

This bit should be set to 1 to enable the I²C address match wake-up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I²C address match wake-up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Bit 0 **RXAK**: I²C bus receive acknowledge flag

0: Slave receive acknowledge flag

1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication


Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1
Set the IICEN bit in the IICC0 register to "1" to enable the I²C bus.

Rev. 1.00 174 April 13, 2023



- Step 2
 Write the slave address of these devices to the I²C bus address register IICA.
- Step 3
 Set the IICE interrupt enable bit of the interrupt control register to enable the I²C interrupt.



I²C Bus Initialisation Flowchart

I2C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I²C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I²C bus time-out occurrence. When a slave address is matched, these devices must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

Rev. 1.00 175 April 13, 2023



I²C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be set to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device must be set to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be set to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be set as a receiver and the HTX bit in the IICC1 register should be set to "0".


I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the IICD register. If set as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If set as a receiver, the slave device must read the transmitted data from the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is set as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.

Rev. 1.00 176 April 13, 2023






I²C Communication Timing Diagram

Note: When a slave address is matched, these devices must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

Rev. 1.00 April 13, 2023






I²C Bus ISR Flowchart

I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.

Rev. 1.00 178 April 13, 2023





When an I²C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I²C interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I ² C Time-out		
IICD, IICA, IICC0	No change		
IICC1	Reset to POR condition		

I²C Registers after Time-out

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS5~IICTOS0 bits in the IICTOC register. The time-out time is given by the formula: $[(1\sim64)\times32]/f_{SUB}$. This gives a time-out period which ranges from about 1ms to 64ms.

• IICTOC Register

Bit	7	6	5	4	3	2	1	0
Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **IICTOEN**: I²C Time-out control

0: Disable 1: Enable

Bit 6 IICTOF: I²C Time-out flag

0: No time-out occurred
1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared to zero by application program.

Bit 5~0 **IICTOS5~IICTOS0**: I²C Time-out period selection

I²C time-out clock source is f_{SUB}/32.

 I^2C time-out time is equal to (IICTOS[5:0]+1) \times (32/f_{SUB}).




UART Interface

The device contains an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:


- Full-duplex or half-duplex (single wire mode), asynchronous communication
- 8 or 9 bits character length
- · Even, odd, mark, space or no parity options
- One or two stop bits
- Baud rate generator with 16-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- · 4-byte Deep FIFO Receive Data Buffer
- 1-byte Deep FIFO Transmit Data Buffer
- RX/TX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - · Receiver reaching FIFO trigger level
 - Receiver Overrun
 - Address Mode Detect



UART Data Transfer Block Diagram – SWM=0

Rev. 1.00 April 13, 2023





UART Data Transfer Block Diagram - SWM=1

UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX/TX, which are pin-shared with I/O or other pin functions. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will configure these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.

UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.

It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register

Rev. 1.00 181 April 13, 2023



from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR RXR, in the Data Memory.

UART Status and Control Registers

There are nine control registers associated with the UART function. The SWM bit in the UCR3 register is used to enable/disable the UART Single Wire Mode. The USR, UCR1, UCR2, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR_RXR data register.

Register				В	it			
Name	7	6	5	4	3	2	1	0
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
UCR1	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
UCR2	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
UCR3	_	_		_	_	_	_	SWM
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
BRDH	D7	D6	D5	D4	D3	D2	D1	D0
BRDL	D7	D6	D5	D4	D3	D2	D1	D0
UFCR	_	_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
RxCNT	_	_	_	_	_	D2	D1	D0

UART Register List

USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7 **PERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR RXR data register.

Rev. 1.00 182 April 13, 2023



Bit 6 **NF**: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 5 FERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition.

Bit 2 RXIF: Receive TXR RXR data register status

0: TXR_RXR data register is empty

1: TXR_RXR data register has available data and Receiver FIFO trigger level is reached

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data and Receiver FIFO trigger level is reached. When the contents of the shift register are transferred to the TXR_RXR register and Receiver FIFO trigger level is reached, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no data available.

Bit 1 **TIDLE**: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being



transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0 TXIF: Transmit TXR RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag will also be set since the transmit data register is not yet full.

UCR1 Register

The UCR1 register together with the UCR2 and UCR3 register are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	Х	0

"x": unknown

Bit 7 UARTEN: UART function enable control

0: Disable UART. TX and RX/TX pins are in a floating state

1: Enable UART. TX and RX/TX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX/TX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by the SWM mode selection bit together with the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 BNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXRX7 respectively when the parity function is enabled.

Rev. 1.00 184 April 13, 2023

D:4 (



Bit 5 **PREN**: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.

Bit 4~3 **PRT1~PRT0**: Parity type selection bits

00: Even parity for parity generator

01: Odd parity for parity generator

10: Mark parity for parity generator

11: Space parity for parity generator

These bits are the parity type selection bits. When these bits are equal to 00b, even parity type will be selected. If these bits are equal to 01b, then odd parity type will be selected. If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected.

Bit 2 TXBRK: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 **RX8**: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and



will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 **RXEN**: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX/TX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be set in a floating state.

Bit 5 STOPS: Number of Stop bits selection for transmitter

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for transmitter. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 WAKE: RX/TX pin wake-up UART function enable control

0: RX/TX pin wake-up UART function is disabled

1: RX/TX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock (f_H) exists. If the WAKE bit is set to 1 as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0.

Bit 2 RIE: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

Bit 1 THE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the

Rev. 1.00 April 13, 2023



UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 TEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

UCR3 Register

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	SWM
R/W	_	_	_	<u> </u>	_	_	_	R/W
POR	_	_		_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 SWM: Single Wire Mode enable control

0: Disable, the RX/TX pin is used as UART receiver function only

1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will just be used as UART receiver input.

TXR_RXR Register

The TXR_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

BRDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7\simD0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate = $f_H / (BRD+UMOD/8)$

BRD = $16 \sim 65535$ or $8 \sim 65535$ depending on BRDS

Note: 1. The BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDH register should not be modified during data transmission process.

Rev. 1.00 187 April 13, 2023



• BRDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio.

Baud Rate = $f_H / (BRD + UMOD/8)$

BRD = $16 \sim 65535$ or $8 \sim 65535$ depending on BRDS

Note: 1. The BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.

- 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
- 3. The BRDL register should not be modified during data transmission process.

UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

Bit	7	6	5	4	3	2	1	0
Name		_	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
R/W	_		R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should be added in a UART bit time. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 65535

1: BRD range is from 8 to 65535

The BRDS is used to control the sampling point in a UART bit time. If the BRDS bit is cleared to zero, the sampling point will be BRD/2, BRD/2+1×f_H, and BRD/2+2×f_H in a UART bit time. If the BRDS bit is set high, the sampling point will be BRD/2-1 ×f_H, BRD/2, and BRD/2+2×f_H in a UART bit time.

Note that the BRDS bit should not be modified during data transmission process.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

00: 4 bytes in Receiver FIFO

01: 1 or more bytes in Receiver FIFO

10: 2 or more bytes in Receiver FIFO

11: 3 or more bytes in Receiver FIFO

For the receiver these bits define the number of received data bytes in the Receiver FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. After the reset the Receiver FIFO is empty.

Rev. 1.00 188 April 13, 2023



RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which have not been read by the MCU. This register is read only.

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	D2	D1	D0
R/W	_	_	_	_	_	R	R	R
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: Receiver FIFO counter

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which is not read by the MCU. When Receiver FIFO receives one byte data, the RxCNT will increase by one; when the MCU reads one byte data from the Receiver FIFO, the RxCNT will decrease by one. If there are 4 bytes of data in the Receiver FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in the BRDH/BRDL register and the second is the UART modulation control bits UMOD2~UMOD0. If a baud rate BR is required with UART clock $f_{\rm H}$.

f_H/BR = Integer Part + Fractional Part

The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into the UMOD bit field below:

 $BRD = TRUNC(f_H/BR)$

 $UMOD = ROUND[MOD(f_H/BR) \times 8]$

Therefore, the actual baud rate is calculated as follows:

Baud rate = $f_H/[BRD+(UMOD/8)]$

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD = $TRUNC(f_H/BR) = TRUNC(17.36111) = 17$

 $The\ UMOD = ROUND[MOD(f_H/BR)\times 8] = ROUND(0.36111\times 8) = ROUND(2.88888) = 3$

The actual Baud Rate = $f_H/[BRD+(UMOD/8)] = 230215.83$

Therefore the error is equal to (230215.83-230400)/230400 = -0.08%

Modulation Control Example

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0]= ROUND(0.36111×8)=011b.

Rev. 1.00 189 April 13, 2023




Fraction Addition	Carry to Bit 3	UART Bit Time Sequence	Extra UART Clock Cycle
0000b+0011b=0011b	No	Start bit	No
0011b+0011b=0110b	No	D0	No
0110b+0011b=1001b	Yes	D1	Yes
1001b+0011b=1100b	No	D2	No
1100b+0011b=1111b	No	D3	No
1111b+0011b=0010b	Yes	D4	Yes
0010b+0011b=0101b	No	D5	No
0101b+0011b=1000b	Yes	D6	Yes
1000b+0011b=1011b	No	D7	No
1011b+0011b=1110b	No	Parity bit	No
1110b+0011b=0001b	Yes	Stop bit	Yes

Baud Rate Correction Example

The following figure presents an example using a baud rate of 230400 generated with UART clock $f_{\rm H}$. The data format for the following figure is: eight data bits, parity enabled, no address bit, two stop bits.

The following figure shows three different frames:

- The upper frame is the correct one, with a bit-length of 17.36 f_H cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17 $f_{\rm H}$ cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.



UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT1~PRT0, PREN, and STOPS bits. The baud rate used to transmit and receive data is setup using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter

Rev. 1.00 190 April 13, 2023



and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and only to be used for the transmitter. There is only one stop bit for the receiver.


Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-I				
1	8	0	0	1
1	7	0	1	1
1	7	1	0	1
Example of 9-I	oit Data Format	s		
1	9	0	0	1
1	8	0	1	1
1	8	1	0	1

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.

Rev. 1.00 191 April 13, 2023





UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared functions by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0, PREN and STOPS bits to define the
 required word length, parity type and the number of stop bits.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR_RXR register.
 Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register write execution

Rev. 1.00 192 April 13, 2023



The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR_RXR register is empty and that other data can now be written into the TXR_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXR register will place the data into the TXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Transmitting Break

If the TXBRK bit is set and the state keeps for a time greater than $(BRD+1)\times t_H$ while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by $13\times N$ '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX input pin, LSB first. In the read mode, the TXR_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR_RXR register is a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

Rev. 1.00 193 April 13, 2023



- Make the correct selection of BNO, PRT1~PRT0 and PREN bits to define the word length and parity type.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR_RXR register and Receiver FIFO trigger level is reached if the RIE bit is set, then an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR_RXR. An overrun error can also generate an interrupt if RIE=1.

Rev. 1.00 194 April 13, 2023



Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error - OERR

The TXR_RXR register is composed of a four-byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR RXR contents will not be lost.
- The shift register will be overwritten.
- · An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR_RXR register.

Noise Error - NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- · The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which
 itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR_RXR register read operation.

Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error - PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space, is selected. The read only PERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

UART Interrupt Structure

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is


Rev. 1.00 195 April 13, 2023



not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f_H) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions.

Rev. 1.00 196 April 13, 2023



Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	9th Bit if BNO=1, 8th Bit if BNO=0	UART Interrupt Generated
0	0	$\sqrt{}$
0	1	√
1	0	×
'	1	$\sqrt{}$

ADDEN Bit Function

UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, UCR3, UFCR, RxCNT, TXR_RXR as well as the BRDH and BRDL registers will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock (f_H) is off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.


For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

Rev. 1.00 197 April 13, 2023



16-bit Multiplication Division Unit - MDU

The device has a 16-bit Multiplication Division Unit, MDU, which integrates a 16-bit unsigned multiplier and a 32-bit/16-bit divider. The MDU, in replacing the software multiplication and division operations, can therefore save large amounts of computing time as well as the Program and Data Memory space. It also reduces the overall microcontroller loading and results in the overall system performance improvements.



16-Bit MDU Block Diagram

MDU Registers

The multiplication and division operations are implemented in a specific way, a specific write access sequence of a series of MDU data registers. The status register, MDUWCTRL, provides the indications for the MDU operation. The data register each is used to store the data regarded as the different operand corresponding to different MDU operations.

-				_				
Register		Bit						
Name	7	6	5	4	3	2	1	0
MDUWR0	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR1	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR2	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR3	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR4	D7	D6	D5	D4	D3	D2	D1	D0
MDUWR5	D7	D6	D5	D4	D3	D2	D1	D0
MDUWCTRL	MDWEF	MDWOV	_		_	_	_	-

MDU Register List

• MDUWRn Register(n=0~5)

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	Х	Х	Х	Х	Х	Х	Х	Х

"x": unknown

Bit 7~0 **D7~D0**: 16-bit MDU data register n

Rev. 1.00 198 April 13, 2023



• MDUWCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	MDWEF	MDWOV	_	_	_	_	_	_
R/W	R	R	_	_	_	_	_	_
POR	0	0	_	_	_	_	_	_

Bit 7 **MDWEF**: 16-bit MDU error flag

0: Normal 1: Abnormal

This bit will be set to 1 if the data register MDUWRn is written or read as the MDU operation is executing. This bit should be cleared to 0 by reading the MDUWCTRL register if it is equal to 1 and the MDU operation is completed.

Bit 6 MDWOV: 16-bit MDU overflow flag

0: No overflow occurs

1: Multiplication product > FFFFH or Divisor = 0

When an operation is completed, this bit will be updated by hardware to a new value corresponding to the current operation situation.

Bit 5~0 Unimplemented, read as "0"

MDU Operation

For this MDU the multiplication or division operation is carried out in a specific way and is determined by the write access sequence of the six MDU data registers, MDUWR0~MDUWR5. The low byte data, regardless of the dividend, multiplicand, divisor or multiplier, must first be written into the corresponding MDU data register followed by the high byte data. All MDU operations will be executed after the MDUWR5 register is write-accessed together with the correct specific write access sequence of the MDUWRn. Note that it is not necessary to consecutively write data into the MDU data registers but must be in a correct write access sequence. Therefore, a non-write MDUWRn instruction or an interrupt, etc., can be inserted into the correct write access sequence without destroying the write operation. The relationship between the write access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Write data sequentially into the six MDU data registers from MDUWR0 to MDUWR5.
- 16-bit/16-bit division operation: Write data sequentially into the specific four MDU data registers in a sequence of MDUWR0, MDUWR1, MDUWR4 and MDUWR5 with no write access to MDUWR2 and MDUWR3.
- 16-bit ×16-bit multiplication operation: Write data sequentially into the specific four MDU data register in a sequence of MDUWR0, MDUWR4, MDUWR1 and MDUWR5 with no write access to MDUWR2 and MDUWR3.

After the specific write access sequence is determined, the MDU will start to perform the corresponding operation. The calculation time necessary for these MDU operations are different. During the calculation time any read/write access to the six MDU data registers is forbidden. After the completion of each operation, it is necessary to check the operation status in the MDUWCTRL register to make sure that whether the operation is correct or not. Then the operation result can be read out from the corresponding MDU data registers in a specific read access sequence if the operation is correctly finished. The necessary calculation time for different MDU operations is listed in the following.

• 32-bit/16-bit division operation: 17× t_{SYS}.

• 16-bit/16-bit division operation: 9× t_{SYS}.

• 16-bit×16-bit multiplication operation: 11× t_{SYS}.



The operation results will be stored in the corresponding MDU data registers and should be read out from the MDU data registers in a specific read access sequence after the operation is completed. Noe that it is not necessary to consecutively read data out from the MDU data registers but must be in a correct read access sequence. Therefore, a non-read MDUWRn instruction or an interrupt, etc., can be inserted into the correct read access sequence without destroying the read operation. The relationship between the operation result read access sequence and the MDU operation is shown in the following.

- 32-bit/16-bit division operation: Read the quotient from MDUWR0 to MDUWR3 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit/16-bit division operation: Read the quotient from MDUWR0 and MDUWR1 and remainder from MDUWR4 and MDUWR5 sequentially.
- 16-bit×16-bit multiplication operation: Read the product sequentially from MDUWR0 to MDUWR3.

The overall important points for the MDU read/write access sequence and calculation time are summarized in the following table. Note that the device should not enter the IDLE or SLEEP mode until the MDU operation is totally completed, otherwise the MDU operation will fail.

Operations Items	32-bit / 16-bit Division	16-bit / 16-bit Division	16-bit × 16-bit Multiplication
Write Sequence First write	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Dividend Byte 2 written to MDUWR2 Dividend Byte 3 written to MDUWR3 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Dividend Byte 0 written to MDUWR0 Dividend Byte 1 written to MDUWR1 Divisor Byte 0 written to MDUWR4 Divisor Byte 1 written to MDUWR5	Multiplicand Byte 0 written to MDUWR0 Multiplier Byte 0 written to MDUWR4 Multiplicand Byte 1 written to MDUWR1 Multiplier Byte 1 written to MDUWR5
Calculation Time	17 × t _{sys}	9 × t _{sys}	11 × t _{sys}
Read Sequence First read	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Quotient Byte 2 read from MDUWR2 Quotient Byte 3 read from MDUWR3 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Quotient Byte 0 read from MDUWR0 Quotient Byte 1 read from MDUWR1 Remainder Byte 0 read from MDUWR4 Remainder Byte 1 read from MDUWR5	Product Byte 0 written to MDUWR0 Product Byte 1 written to MDUWR1 Product Byte 2 written to MDUWR2 Product Byte 3 written to MDUWR3


MDU Operations Summary

Rev. 1.00 200 April 13, 2023



Cyclic Redundancy Check - CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



CRC Registers

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

Register				В	it			
Name	7	6	5	4	3	2	1	0
CRCCR		_	_	_	_	_	_	POLY
CRCIN	D7	D6	D5	D4	D3	D2	D1	D0
CRCDL	D7	D6	D5	D4	D3	D2	D1	D0
CRCDH	D7	D6	D5	D4	D3	D2	D1	D0

CRC Register List

CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	POLY
R/W	_	_	_	_	_		_	R/W
POR	_	_	_		_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY**: 16-bit CRC generating polynomial selection

0: CRC-CCITT: $X^{16} + X^{12} + X^5 + 1$ 1: CRC-16: $X^{16} + X^{15} + X^2 + 1$

CRCIN Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CRC input data register

Rev. 1.00 201 April 13, 2023



CRCDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum low byte data register

CRCDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum high byte data register

CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

- CRC-CCITT: $X^{16} + X^{12} + X^5 + 1$.
- CRC-16: $X^{16} + X^{15} + X^2 + 1$.

CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

CRC Calculation Procedures:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.

Rev. 1.00 202 April 13, 2023



6. Repeat the procedure $2 \sim$ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

CRC Calculation Examples:

• Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input	CRCIN=78h→56h→34h→12h
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	(CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	(CRCDH, CRCDL)=0110h→91F1h→F2DEh→5C43h

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

Program Memory CRC Checksum Calculation Example:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.

Rev. 1.00 203 April 13, 2023



Low Voltage Detector

The device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage, V_{DD}, and provides a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2 \sim VLVD0, are used to select one of three fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	<u> </u>	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD output flag

0: No Low Voltage Detected

1: Low Voltage Detected

Bit 4 LVDEN: Low voltage detector enable control

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"

Bit 2~0 VLVD2~VLVD0: LVD voltage selection


000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: Reserved 101: 3.3V 110: 3.6V 111: 4.0V

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range ofbetween $3.3V\sim4.0V$. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay $t_{\rm LVDS}$ should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the $V_{\rm DD}$ voltage may rise and fall rather slowly, at the voltage nears that of $V_{\rm LVD}$, there may be multiple bit LVDO transitions.

Rev. 1.00 204 April 13, 2023





The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of $t_{\rm LVD}$ after the LVDO bit has been set high by a low voltage condition. In this case, the LVDF interrupt request flag will be set, causing an interrupt to be generated if $V_{\rm DD}$ falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVDF flag should be first set high before the device enters the IDLE Mode.


Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external H1, H2, H3, NFIN and INT pins, while the internal interrupts are generated by various internal functions including the TMs, the Comparator 0, 16-bit CAPTM, Time Base, PWM, LVD, EEPROM ,UART, I²C, the A/D converter, Hall sensor and so on.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.

Rev. 1.00 205 April 13, 2023





Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the HINTEG and INTEG registers which setup the interrupt trigger edge type for external input interrupts. The second is the INTCO~INTC3 registers which setup the primary interrupts, the third is the MFIO~MFI6 registers which setup the Multi-function interrupts.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these

Rev. 1.00 206 April 13, 2023



follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
		Request riag	Notes
Global	EMI	_	_
	HALAE	HALAF	
Hall Sensor Interrupts	HALBE	HALBF	Hall noise filter outputs
	HALCE	HALCF	
External Interrupt	INTE	INTF	_
Comparator 0	C0E	C0F	_
Noise Filter Input Function	NFIE	NFIF	Noise filtered input
Low Voltage Detector	LVDE	LVDF	_
PROTECTOC	PROTOCE	PROTOCF	ProtectOC
Time Base	TBE	TBF	_
Multi-function	MFnE	MFnF	n=0~6
A/D Converter	ADE	ADF	_
A/D Conventer	ALIME	ALIMF	_
16-bit Capture Timer Module	CAPOE	CAPOF	_
To-bit Capture Timer Module	CAPCE	CAPCF	_
PWM function	PWMDnE	PWMDnF	n=0~2
P VVIVI TUTICUOTI	PWMPE	PWMPF	_
Timer Module	PTMnPE	PTMnPF	n=0~3
Timer would	PTMnAE	PTMnAF	11-0-3
UART Interface	URE	URF	
I ² C Interface	IICE	IICF	_
EEPROM	DEE	DEF	_

Interrupt Register Bit Naming Conventions

Register				В	it					
Name	7	6	5	4	3	2	1	0		
HINTEG	_	HSEL	INTCS1	INTCS0	INTBS1	INTBS0	INTAS1	INTAS0		
INTEG	_	- (\	_	_	_	INTS1	INTS0		
INTC0	_	C0F	INTF	MF0F	C0E	INTE	MF0E	EMI		
INTC1	PROTOCF	LVDF	MF1F	NFIF	PROTOCE	LVDE	MF1E	NFIE		
INTC2	MF5F	MF4F	MF3F	MF2F	MF5E	MF4E	MF3E	MF2E		
INTC3	TBF	MF6F	DEF	URF	TBE	MF6E	DEE	URE		
MFI0	_	HALCF	HALBF	HALAF	_	HALCE	HALBE	HALAE		
MFI1	CAPCF	CAPOF	ALIMF	ADF	CAPCE	CAPOE	ALIME	ADE		
MFI2	PWMPF	PWMD2F	PWMD1F	PWMD0F	PWMPE	PWMD2E	PWMD1E	PWMD0E		
MFI3	_	_	PTM2AF	PTM2PF) –		PTM2AE	PTM2PE		
MFI4	_	_	PTM0AF	PTM0PF	_		PTM0AE	PTM0PE		
MFI5	_	_	PTM1AF	PTM1PF		_	PTM1AE	PTM1PE		
MFI6	_	IICF	PTM3AF	PTM3PF		IICE	PTM3AE	PTM3PE		

Interrupt Register List



HINTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	HSEL	INTCS1	INTCS0	INTBS1	INTBS0	INTAS1	INTAS0
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **HSEL**: HA/HB/HC source selection

0: H1/H2/H3

1: CMP1/CMP2/CMP3 output

Bit 5~4 INTCS1~INTCS0: FHC interrupt edge control for INTC

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

Bit 3~2 **INTBS1~INTBS0**: FHB interrupt edge control for INTB

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

Bit 1~0 INTAS1~INTAS0: FHA interrupt edge control for INTA

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_		_	INTS1	INTS0
R/W		_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: External Interrupt edge control for INT input

00: Disable

01: Rising edge trigger10: Falling edge trigger11: Dual edge trigger

• INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	C0F	INTF	MF0F	C0E	INTE	MF0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **C0F**: Comparator 0 interrupt request flag

0: No request1: Interrupt request

Bit 5 INTF: External interrupt request flag

0: No request1: Interrupt request



Bit 4 MF0F: Multi-function interrupt 0 request flag

0: No request1: Interrupt request

Bit 3 **C0E**: Comparator 0 interrupt control

0: Disable 1: Enable

Bit 2 INTE: External interrupt interrupt control

0: Disable 1: Enable

Bit 1 MF0E: Multi-function interrupt 0 control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

• INTC1 Register

	Bit	7	6	5	4	3	2	1	0
	Name	PROTOCF	LVDF	MF1F	NFIF	PROTOCE	LVDE	MF1E	NFIE
F	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	POR	0	0	0	0	0	0	0	0

Bit 7 **PROTOCF**: PROTECTOC interrupt request flag

0: No request

1: Interrupt request

Bit 6 LVDF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 5 MF1F: Multi-function interrupt 1 request flag

0: No request1: Interrupt request

Bit 4 NFIF: Noise Filter NFIN input interrupt request flag

0: No request1: Interrupt request

Bit 3 **PROTOCE**: PROTECTOC interrupt control

0: Disable 1: Enable

Bit 2 LVDE: LVD interrupt control

0: Disable 1: Enable

Bit 1 MF1E: Multi-function interrupt 1 control

0: Disable 1: Enable

Bit 0 NFIE: Noise Filter NFIN input interrupt control



• INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	MF5F	MF4F	MF3F	MF2F	MF5E	MF4E	MF3E	MF2E
R/W								
POR	0	0	0	0	0	0	0	0

Bit 7 MF5F: Multi-function interrupt 5 request flag

0: No request

1: Interrupt request

Bit 6 MF4F: Multi-function interrupt 4 request flag

0: No request1: Interrupt request

Bit 5 MF3F: Multi-function interrupt 3 request flag

0: No request1: Interrupt request

Bit 4 MF2F: Multi-function interrupt 2 request flag

0: No request1: Interrupt request

Bit 3 MF5E: Multi-function interrupt 5 control

0: Disable 1: Enable

Bit 2 MF4E: Multi-function interrupt 4 control

0: Disable 1: Enable

Bit 1 MF3E: Multi-function interrupt 3 control

0: Disable 1: Enable

Bit 0 MF2E: Multi-function interrupt 2 control

0: Disable 1: Enable

INTC3 Register

Bit	7	6	5	4	3	2	1	0
Name	TBF	MF6F	DEF	URF	TBE	MF6E	DEE	URE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TBF: Time Base interrupt request flag

0: No request1: Interrupt request

Bit 6 MF6F: Multi-function interrupt 6 request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM interrupt request flag

0: No request 1: Interrupt request

Bit 4 URF: UART interrupt request flag

0: No request1: Interrupt request

Bit 3 TBE: Time Base interrupt control



Bit 2 MF6E: Multi-function interrupt 6 control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 0 URE: UART interrupt control

0: Disable 1: Enable

MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	HALCF	HALBF	HALAF	_	HALCE	HALBE	HALAE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	_	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 HALCF: Hall sensor C interrupt (INTC) request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced

Bit 5 HALBF: Hall sensor B interrupt (INTB) request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 4 HALAF: Hall sensor A interrupt (INTA) request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 Unimplemented, read as "0"

Bit 2 HALCE: Hall sensor C interrupt (INTC) control

0: Disable 1: Enable

Bit 1 HALBE: Hall sensor B interrupt (INTB) control

0: Disable 1: Enable

Bit 0 HALAE: Hall sensor A interrupt (INTA) control



• MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	CAPCF	CAPOF	ALIMF	ADF	CAPCE	CAPOE	ALIME	ADE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CAPCF: CAPTM compare match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 6 CAPOF: CAPTM capture overflow interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 5 ALIMF: A/D conversion compare result interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

s serviced.

Bit 4 ADF: A/D conversion end interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

s serviced.

Bit 3 CAPCE: CAPTM compare match interrupt control

0: Disable

1: Enable

Bit 2 CAPOE: CAPTM capture overflow interrupt control

0: Disable

1: Enable

Bit 1 ALIME: A/D conversion compare result interrupt control

0: Disable

1: Enable

Bit 0 ADE: A/D conversion end interrupt control

0: Disable

1: Enable

• MFI2 Register

Bit	7	6	5	4	3	2	1	0
Name	PWMPF	PWMD2F	PWMD1F	PWMD0F	PWMPE	PWMD2E	PWMD1E	PWMD0E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **PWMPF**: PWM period match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 6 **PWMD2F**: PWM2 duty match interrupt request flag

0: No request

1: Interrupt request



Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 5 **PWMD1F**: PWM1 duty match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 **PWMD0F**: PWM0 duty match interrupt request flag

0: No request

1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3 **PWMPE**: PWM period match interrupt control

0: Disable 1: Enable

Bit 2 **PWMD2E**: PWM2 duty match interrupt control

0: Disable 1: Enable

Bit 1 **PWMD1E**: PWM1 duty match interrupt control

0: Disable 1: Enable

Bit 0 **PWMD0E**: PWM0 duty match interrupt control

0: Disable 1: Enable

MFI3 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM2AF	PTM2PF	_	_	PTM2AE	PTM2PE
R/W	_	_	R/W	R/W		_	R/W	R/W
POR	○	_	0	0		_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 PTM2AF: PTM2 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 PTM2PF: PTM2 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 **PTM2AE**: PTM2 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTM2PE**: PTM2 comparator P match interrupt control



MFI4 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM0AF	PTM0PF	_	_	PTM0AE	PTM0PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 PTM0AF: PTM0 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 4 PTM0PF: PTM0 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 **PTM0AE**: PTM0 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 PTM0PE: PTM0 comparator P match interrupt control

0: Disable 1: Enable

MFI5 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PTM1AF	PTM1PF	_	_	PTM1AE	PTM1PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **PTM1AF**: PTM1 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt

is serviced.

Bit 4 PTM1PF: PTM1 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3~2 Unimplemented, read as "0"

Bit 1 **PTM1AE**: PTM1 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 PTM1PE: PTM1 comparator P match interrupt control

0: Disable1: Enable

Rev. 1.00 214 April 13, 2023



• MFI6 Register

Bit	7	6	5	4	3	2	1	0
Name	_	IICF	PTM3AF	PTM3PF	_	IICE	РТМ3АЕ	PTM1PE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	_	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 IICF: I²C Interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 5 **PTM3AF**: PTM3 comparator A match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 4 **PTM3PF**: PTM3 comparator P match interrupt request flag

0: No request1: Interrupt request

Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3 Unimplemented, read as "0"

Bit 2 IICE: I²C Interrupt control

0: Disable1: Enable

Bit 1 **PTM3AE**: PTM3 comparator A match interrupt control

0: Disable 1: Enable

Bit 0 PTM3PE: PTM3 comparator P match interrupt control

0: Disable 1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with an "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.



Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared to zero automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the interrupt structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Hall Sensor Interrupts

ThThe Hall sensor interrupts are contained in the Multi-function interrupt. They are controlled by signal transistions on the Hall sensor noise filter output signals, FHA, FHB and FHC. A Hall sensor interrupt request will take place when the Hall sensor interrupt request flag, HALAF, HALBF or HALCF, is set, which will occur when a transition (rising edge, falling edge or both edges selected by the HINTEG register) appears on the Hall sensor noise filter outputs. To allow the program to branch to their prespective interrupt vector address, the global interrupt enable bit, EMI, the Multifunction interrupt 0 control bit, MF0E, and the Hall Sensor interrupt enable bit, HALAE/HALBE/ HALCE, must first be set. Additionally the correct interrupt edge type must be selected using the HINTEG register. If the Hall noise filter inputs are selected to come from the external input pins, H1, H2 and H3, which are pin-shared with I/O pins, they should be configured as an external Hall sensor input pins using the corresponding pin-shared control bits before the Hall sensor interrupt functions are enabled. When the interrupt is enabled, the stack is not full and either one of the Hall sensor interrupts occurs, a subroutine call to the respective Multi-function interrupt vector will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the related Multi-function interrupt 0 request flag, MF0F, will be automatically reset, but the Hall sensor interrupt request flags, HALAF, HALBF and HALCF, must be manually cleared to zero by the application program.

The HINTEG register is used to select the type of active edge that will trigger the Hall sensor interrupt. A choice of either rising or falling or both edge types can be chosen to trigger a Hall sensor interrupt. Note that the HINTEG register also can be used to disable the Hall sensor input interrupt functions.

External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition appears on the external interrupt pin. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTE, must first be set. As the external interrupt pin is pin-shared with I/O pin, it should be configured as external interrupt pin before the external pin interrupt function is enabled. The pin must also be setup as an input type by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt

Rev. 1.00 216 April 13, 2023



request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Noise Filter Input Interrupt

The noise filter input external interrupt is controlled by signal transitions on the NFIN pin. An external noise filtered input interrupt request will take place when the noise filter input interrupt request flag, NFIF, is set, which will occur when a transition appears on the external Noise Filter input pin. Additionally the correct interrupt edge type must be selected using the NFIS1 and NFIS0 bits in the NF VIL register to enable the external interrupt function and to choose the trigger edge type. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective NFIN input interrupt enable bit, NFIE, must first be set. As the external noise filter interrupt pin NFIN is pin-shared with I/O pin, it should be configured as the noise filter input pin by the corresponding pin-shared function selection bits before the Noise Filter external interrupt function is enabled. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the noise filter interrupt pin, a subroutine call to the noise filter interrupt vector will take place. When the interrupt is serviced, the noise filter input interrupt request flag, NFIF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the NFIN pin will remain valid even if the pin is used as a noise filter interrupt input.

The NF_VIL register is used to select the type of active edge that will trigger the noise filter interrupt. A choice of either rising or falling or both edge types can be chosen to trigger a noise filter interrupt. Note that the NF_VIL register can also be used to disable the noise filter interrupt function.

Comparator 0 Interrupt

The comparator interrupt is controlled by the internal comparator 0. A comparator interrupt request will take place when the comparator 0 interrupt request flag, C0F, is set, a situation that will occur when a transition (rising edge, falling edge or both edges selected by the CMP0_EG1~CMP0_EG0 bits in the OPOMS register) appears on the comparator 0 output. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator 0 interrupt enable bit, C0E, must first be set. When the interrupt is enabled, the stack is not full and the comparator 0 output generates a comparator output transition, a subroutine call to the comparator 0 interrupt vector, will take place. When the interrupt is serviced, the comparator 0 interrupt request flag, C0F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

PROTECTOC Interrrupt

The PROTECTOC interrupt is controlled by the motor protection circuit. A PROTECTOC interrupt request will take place when the PROTECTOC interrupt request flag, PROTOCF, is set, a situation that will occur when a PROTECTOC signal is generated. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PROTECTOC interrupt enable bit, PROTOCE, must first be set. When the interrupt is enabled, the stack is not full and a PROTECTOC signal is generated, a subroutine call to the PROTECTOC interrupt vector, will take place. When the interrupt is serviced, the PROTECTOC interrupt request flag, PROTOCF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.



Multi-function Interrupts

Within the device there are several Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the Hall sensor interrupts, I²C, PWM period and duty match interrupts, TM interrupts, A/D converter interrupts and CAPTM interrupts.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF, are set. The Multi-function interrupt request flags will be set when any of its included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Multi-function interrupt enable bit must first be set. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-function interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the interrupt Multi-function request flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupts

The A/D Converter has two interrupts which both are contained in Multi-function interrupt. One is the A/D converter compare result interrupt which is controlled by the comparison of the converted data registers (SADOH/SADOL) to the boundary register pairs (ADHVDH/ADHVDL and ADLVDH/ADLVDL) and the compare result interrupt trigger condition is set by ADCHVE and ADCLVE bits. An A/D converter compare result interrupt request will take place when the preset A/D converter compare result trigger condition occurs. The other is controlled by the end of an A/D conversion process.

An A/D converter interrupt request will take place when the A/D converter interrupt request flag, ADF or ALIMF, is set, which occurs when the A/D conversion process finishes or a compare result is generated. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, the related Multi-function interrupt enable bit and the A/D converter interrupt enable bit, ADE or ALIME, must first be set. When the interrupt is enabled, the stack is not full and an A/D conversion compare result generates or an end of A/D conversion process occurs, a subroutine call to the respective Multi-function interrupt vector will take place. When the A/D converter interrpt is serviced, the related Multi-function interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. However the ADF or ALIMF flag will not be automatically cleared to zero, they have to be cleared by the application program.

Capture Timer Module Interrupts

The CAPTM has two interrupts which are contained within the Multi-function Interrupt and known as CapTM_Over and CapTM_Cmp. A CAPTM capture overflow interrupt request or compare match interrupt will take place when the relevant interrupt request flag, CAPOF or CAPCF, is set, which occurs when CAPTM capture overflows or compare matches. To allow the program to branch to their respective interrupt vector address, the global interrupt enable bit, EMI, and the relevant interrupt enable bit and Multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and CAPTM capture overflows or compare matches, a subroutine call to the respectivel Multi-function interrupt vector will take place. When the CAPTM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the

Rev. 1.00 218 April 13, 2023



Multi-function interrupt request flag will be also automatically cleared to zero. As the CAPOF or CAPCF flag will not be automatically cleared to zero, it has to be cleared by the application program.

PWM Module Interrupts

The PWM module has four interrupts, one PWM Period match interrupt known as PWMP interrupt and three PWM Duty match interrupts known as PWMDn (n=0~2) interrupt. The PWMP and PWMDn interrupts are contained in multi-function interrupt 2. A PWM interrupt request will take place when the PWM interrupt request flag, PWMPF or PWMDnF, are set, which occurs when the PWM Period or Duty n matches. To allow the program to branch to their respectively interrupt vector address, the global intgerrupt enable bit, EMI, the PWM Period or Duty match interrupt enable bit, PWMPE or PWMDnE, and the multi-function interrupt 2 enable bit, must first be set. When the interrupt is enabled, the stack is not full and the PWM Period or Duty matches, a subroutine call to the respectivel Multi-function interrupt vector will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts and the multi-function interrupt 2 request flag will also be automatically reset, but the interrupt request flag, PWMDnF or PWMPF, must be manually cleared by the application program.

TM Interrupts

The Periodic Type TMs each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the TM interrupts are contained within the multi-function interrupts. For all of the TM types there are two interrupt request flags, PTMnPF and PTMnAF, and two enable control bits, PTMnPE and PTMnAE. A TM interrupt request will take place when any of the TM request flags together with the associated multi-function interrupt request flag are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to their respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant multi-function interrupt enable bit must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the respectivel Multi-function interrupt vector will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related multi-function interrupt flag will be automatically cleared to zero. As the TM interrupt request flags will not be automatically cleared to zero, they have to be cleared by the application program.


Time Base Interrupt

The function of the Time Base Interrupt is to provide regular time signals in the form of an internal interrupt. It is controlled by the overflow signals from its timer functions. When this happen its interrupt request flag, TBF will be set. To allow the program to branch to its interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. The clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{PSC} , which in turn controls the Time Base interrupt period, is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.

Rev. 1.00 219 April 13, 2023





Time Base Interrupts

PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f_{SYS} 01: f_{SYS}/4 1x: f_{SUB}

TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	_		_	_	TB2	TB1	TB0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	/	_	_	_	0	0	0

Bit 7 **TBON**: Time Base Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 TB2~TB0: Select Time Base Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 110:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$

LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVDF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVDE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the interrupt request flag, LVDF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

UART Interrupt

Several individual UART conditions can generate a UART Interrupt. When any one of these conditions exists, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger

Rev. 1.00 220 April 13, 2023



level, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and UART Interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the UART Interrupt vector will take place. When the interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART section.

I²C Interrupt

An I²C interrupt request will take place when the I²C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the I²C Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the I²C Interrupt vector, will take place. When the interrupt is serviced, the I²C Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Erase or Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Erase or Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags will be automatically cleared to zero, the individual request flag for the function needs to be cleared by the application program.

Rev. 1.00 221 April 13, 2023



It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake-up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.


As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either an RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.00 222 April 13, 2023



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 224 April 13, 2023



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 225 April 13, 2023



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	ecrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1 1 ^{Note}	С
RRC [m]	Rotate Data Memory right through Carry		С
RLA [m]	Rotate Data Memory left with result in ACC		None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С

Rev. 1.00 226 April 13, 2023



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 Note	None
SET [m].i	Set bit of Data Memory	1 Note	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 Note	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Op	peration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 Note	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 Note	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic		'	
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С
Logic Operation	on		
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 ^{Note}	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z
LCPL [m]	Complement Data Memory	2 ^{Note}	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	Pecrement		
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 ^{Note}	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 ^{Note}	Z
Rotate			
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 ^{Note}	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 ^{Note}	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С
Data Move			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None
Bit Operation			
LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None
LSET [m].i	Set bit of Data Memory	2 ^{Note}	None

Rev. 1.00 228 April 13, 2023



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
Miscellaneous			
LCLR [m]	Clear Data Memory	2 ^{Note}	None
LSET [m]	Set Data Memory	2 ^{Note}	None
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

- Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.
 - 2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C



DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

 $PDF \leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \quad & \text{None} \\ \end{array}$

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

Rev. 1.00 232 April 13, 2023



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

> [m].0 ← C $C \leftarrow [m].7$

C Affected flag(s)

Rotate Data Memory left through Carry with result in ACC RLCA [m]

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

> $ACC.0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

 $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ Operation

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

[m].7 ← C

 $C \leftarrow [m].0$

Affected flag(s) C

Rev. 1.00 234 April 13, 2023



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBC A, x Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation $ACC \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None



SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{aligned} & \text{Operation} & & [m].i \leftarrow 1 \\ & \text{Affected flag(s)} & & \text{None} \end{aligned}$

SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$

Affected flag(s) None

SNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:continuous} \begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$

Rev. 1.00 236 April 13, 2023



SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None



TABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z

Rev. 1.00 238 April 13, 2023



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

LADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

LADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

LCPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

LDAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s)

LDEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

LDECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

LINC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

LINCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

Rev. 1.00 April 13, 2023



LMOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} \\ \text{Affected flag(s)} & \text{None} \end{array}$

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation [m].(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

C \ [

Affected flag(s) C

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

LRRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s)

LRRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

LSBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ



LSDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

LSDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

LSET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i $\leftarrow 1$ Affected flag(s) None

LSIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

LSIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

LSNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None



LSNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$

LSWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

LSWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

LSZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

LSZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

Rev. 1.00 244 April 13, 2023



LSZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

LTABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LTABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LXOR A.[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

LXORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information

Rev. 1.00 246 April 13, 2023



24-pin SSOP (150mil) Outline Dimensions









Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.008	_	0.012		
C'	_	0.341 BSC	_		
D	_	_	0.069		
E	_	0.025 BSC	_		
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.004	_	0.010		
α	0°	_	8°		

Symbol		Dimensions in mm			
Symbol	Min.	Nom.	Max.		
A	_	6.00 BSC	_		
В		3.90 BSC	_		
С	0.20	<u> </u>	0.30		
C'	- x	8.66 BSC	_		
D	-(_	1.75		
E	_	0.635 BSC			
F	0.10	_	0.25		
G	0.41	_	1.27		
Н	0.10		0.25		
α	0°	0 - 4	8°		



28-pin SSOP (150mil) Outline Dimensions








Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.008	_	0.012		
C'	_	0.390 BSC	_		
D	_	_	0.069		
E	_	0.025 BSC	_		
F	0.004	_	0.010		
G	0.016		0.050		
Н	0.004	_	0.010		
α	0°	_	8°		


Symbol		Dimensions in mm			
Symbol	Min.	Nom.	Max.		
A	_	6.00 BSC	_		
В	_	3.90 BSC	_		
С	0.20	_	0.30		
C'		9.90 BSC	_		
D		_	1.75		
E		0.635 BSC	_		
F	0.10		0.25		
G	0.41	_	1.27		
Н	0.10		0.25		
α	0°		8°		


Rev. 1.00 248 April 13, 2023



SAW Type 32-pin QFN (4mm×4mm×0.75mm) Outline Dimensions







Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	0.028	0.030	0.031		
A1	0.000	0.001	0.002		
A3	_	0.008 REF	_		
b	0.006	0.008	0.010		
D	_	0.157 BSC	_		
E	_	0.157 BSC	_		
е	-	0.016 BSC	_		
D2	0.100	_	0.108		
E2	0.100	_	0.108		
L	0.014	0.016	0.018		
K	0.008	_	_		

Symbol	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
A	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
A3	-(0.203 REF			
b	0.15	0.20	0.25		
D	_	4.00 BSC	_		
E	_	4.00 BSC	_		
е	_	0.40 BSC	_		
D2	2.55	0 - 4	2.75		
E2	2.55	_	2.75		
L	0.35	0.40	0.45		
K	0.20		_		

Rev. 1.00 249 April 13, 2023



Copyright[©] 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.



Singel 3 | B-2550 Kontich | Belgium | Tel. +32 (0)3 458 30 33 info@alcom.be | www.alcom.be Rivium 1e straat 52 | 2909 LE Capelle aan den IJssel | The Netherlands Tel. +31 (0)10 288 25 00 | info@alcom.nl | www.alcom.nl