



HR1211

Multi-Mode PFC and Current Mode LLC Controller with Configurable Audible Noise Reduction Control

DESCRIPTION

The HR1211 is a multi-mode PFC and current mode LLC combo controller that is configurable via UART interface. Power-saving technology helps achieve optimized efficiency across the full operating range.

The PFC controller employs a patented, digital average current control scheme to achieve hybrid CCM/DCM operation. Under heavy loads, CCM reduces the peak MOSFET current so the controller can be used across a wider load range. Under light loads, DCM reduces the switching frequency for better efficiency. Burst mode has configurable, digital soft switching to improve both light-load efficiency and audible noise.

Current mode control is implemented in the LLC stage to achieve good stability and fast response. Three operation modes are implemented based on the different load conditions: steady state, skip, and burst mode. This allows different load conditions to be independently optimized for efficiency. At light loads, digital, frequency-controlled burst mode is applied to reduce both switching power loss and audible noise. Adaptive dead-time adjustment (ADTA) and capacitive mode protection (CMP) is also applied to guarantee zero-voltage switching (ZVS) without capacitive mode operation.

The HR1211 has an internal, high-voltage current source for start-up, meaning that a traditional start-up resistor or external circuit is not required. The high-voltage (HV) current source can be implemented as an X-capacitor discharger when the AC input is in dropout, so a capacitor resistor is not required.

Protections include thermal shutdown (TSD), PFC open-loop protection (OLP), over-voltage protection (OVP), over-current limit (OCL) and LLC over-current protection (OCP), SO pin protection, and over-power protection (OPP).

The HR1211 is available in SOIC-20 and TSSOP-20 packages.

FEATURES

- General System Features:


- HV Current Source for Start-Up
- Smart X-Capacitor Discharge during AC Dropout, Approved by IEC62368 and IEC60950
- UART Interface for Configurations
- User-Friendly GUI for Digital PFC
- PFC Controller:
 - CCM/DCM Multi-Mode PFC Control with High Efficiency across All Loads
 - Operating Frequency Up to 250kHz
 - High PF due to Input Capacitor Current Compensation
 - Configurable Frequency Jittering
 - Configurable Soft Start and Burst On
 - Configurable AC Input Brown-In/Out
 - Cycle-by-Cycle Current Limiting
 - OLP, OVP
- LLC Controller:
 - 600V High Side Gate Driver with Bootstrap Diode and High dV/dt Immunity
 - Current Mode Control
 - Up to 500kHz in Steady State
 - Adaptive Dead-Time Adjustment with Minimum and Maximum Limit
 - Burst/Skip Mode Switching at Light Load
 - Configurable Burst Frequency with Low Audible Noise
 - Configurable Soft Start
 - Configurable DC Input Brown In/Out
 - Capacitive Mode Protection
 - OCP, OPP with Auto-Restart or Latch
 - Configurable Protection on SO Pin

APPLICATIONS

- Desktop PCs and ATX Power Supplies
- All-in-One and Gaming Power Supplies
- Notebook Adapters
- LCD TV and Plasma TV Power Supplies
- Power Tools Power Supply LED Drivers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
HR1211GM-xxxx*	TSSOP-20	See Below	2
HR1211GY-xxxx	SOIC-20	See Below	3

* For Tape & Reel, add suffix -Z (e.g. HR1211GM-xxxx-Z).

* For Tape & Reel, add suffix -Z (e.g. HR1211GY-xxxx-Z).

*-xxxx is for internal code version control. For customer-specific projects, MPS will assign a special 4-digit number.

TOP MARKING


MPSYYWW

HR1211

LLLLLLLLL

MPS: MPS prefix
 YY: Year code
 WW: Week code
 HR1211: Part number
 LLLLLLLLL: Lot number

PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	FBP	PFC output voltage sense. The FBP pin senses the PFC output voltage to calculate the PFC switch on time, monitor for over-voltage protection (OVP) and open-load protection (OLP), and calculate the digital current reference ($I_{REF(N)}$) that determines the PFC switching frequency. A 3.3M Ω pull-down resistor is connected to FBP internally. It is recommended to connect a capacitor (around 4.7nF) to FBP for noise immunity.
2	ACIN	AC input voltage sense. The ACIN pin senses the AC input voltage to calculate the PFC switch on time calculation, monitor for brown-in/out protection, and calculate the digital current reference ($I_{REF(N)}$) that determines the PFC switching frequency. It is recommended to connect a capacitor (around 2.2nF) to ACIN for noise immunity.
3	CSP	PFC switching current sense. CSP defines the PFC switch on time, switching frequency, and cycle-by-cycle current limit protection. Connect a 500 Ω resistor in series between the current-sense resistor and the CSP pin via the internal ESD clamping capability. This resistor prevents the CSP pin from overstress under AC plug-in or surge conditions. Another solution is to add an external clamping component to CSP.
4	PGND	Ground reference for the PFC and LLC low-side gates.
5	GATEP	PFC gate driver output.
6	VREG	Provides a regulated voltage for the PFC and LLC gate drivers and internal circuits.
7	LSG	LLC low-side gate driver output.
8	VCC	IC supply power. VCC can be charged by an internal current source through HV or an external power supply.
9	NC	No connection.
10	HV	High-voltage supply input for internal HV start-up source and X-capacitor discharger when the AC input voltage drops out.
11	BST	Voltage bootstrap. An internal bootstrap diode is connected between the BST and VCC pins. Connect an external capacitor between the BST and SW pins to drive the high-side MOSFET of the half-bridge LLC.
12	HSG	LLC high-side gate driver output.
13	SW	High-side switch source. SW is the current return for the high-side gate driver current. SW requires additional layout considerations to avoid creating large spikes below ground.
14	NC	No connection.
15	GNDD	Ground reference for the digital PFC core.
16	CSHB	<p>Half-bridge current sense. Use a sense resistor or a capacitive divider to sense the primary current. The CSHB pin has the following functions:</p> <ul style="list-style-type: none"> Over-current protection (OCP): If the current continues to rise despite the increasing frequency and $V_{CSHB} > V_{CS-OCP}$, OCP is triggered. The IC initiates its configured protection mode (auto-retry or latch-off mode). Capacitive mode protection (CMP): The voltage on CSHB is compared to V_{CSNR} and V_{CSPR} to determine whether the LLC current is in a positive or negative polarity. The IC terminates the high-side gate driver (HSG) if the current goes into negative polarity ($V_{CSHB} < V_{CSPR}$). The IC terminates the low-side gate driver (LSG) if the current goes into positive polarity ($V_{CSHB} > V_{CSNR}$).

PIN FUNCTIONS (continued)

Pin #	Name	Description
17	UART	Half-duplex communication IO interface. UART provides a half-duplex communication IO interface. UART is internally pulled up to 3.3V with a 1.6kΩ resistor (R_{UART}). It is not recommended to rely on real-time communication in application. Do not pull UART high when VCC drops below V_{CCUVP2} .
18	FBL	LLC output voltage feedback input. FBL is internally pulled up by a voltage source with an internal resistor. FBL defines the LLC switching frequency according to the load condition. The voltage on FBL activates LLC skip mode, burst mode, and over-power protection (OPP).
19	CR	LLC capacitor voltage-sense input. CR senses the divided resonant capacitor voltage to determine the LLC switching frequency.
20	SO	External protection input. If the sensed SO voltage exceeds V_{SO_OVP} , a protection is triggered and the IC initiates its configured mode (auto-retry or latch-off mode). To achieve external over-temperature protection (OTP), attach an external NTC to this pin (see Figure 39).

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

HV to PGND	-0.3V to +700V
BST to PGND	-0.3V to +618V
SW to PGND.....	-3V ⁽⁶⁾ to +618V
HSG to PGND.....	618V
LSG to PGND	-0.3V to +14V
BST to SW	-0.3V to +14V
HSG to SW	-0.3V to +14V
SW to PGND maximum slew rate.....	50V/ns
VCC to PGND	-0.3V to +38V
VREG to PGND	-0.3V to +14V
GATEP to PGND	-0.3V to +14V
CR, CSHB to GNDD	-3.3V ⁽⁶⁾ to +3.6V
CSP to GNDD	-5V to +3.6V
PGND to GNDD	-0.3V to +0.3V
All other pins to GNDD.....	-0.3V to +3.6V
VREG supply current	40mA
BST internal diode average forward current ⁽⁵⁾	0.2A
CSP input current limit at negative voltage overstress (clamped by internal ESD device) ⁽⁶⁾ 2ms single pulse	-0.15A
100µs single pulse	-0.17A
20µs single pulse	-0.20A
Continuous power dissipation (T _A = 25°C) ⁽³⁾ SOIC-20	1.92W
TSSOP-20	1.38W
Storage temperature	-55°C to +150°C
Junction temperature	-40°C to +150°C
Lead temperature	260°C

ESD Ratings ⁽¹⁾

Human body model (HBM)	2000V
Charged device model (CDM)	1500V

Recommended Operating Conditions ⁽²⁾

Supply voltage (V _{CC})	12V to 35V
Operating junction temp (T _J)....	-40°C to +125°C

Thermal Resistance ⁽⁴⁾	θ_{JA}	θ_{JC}
SOIC-20.....	65.....	30... °C/W
TSSOP-20	90.....	40... °C/W

Notes:

- 1) The device is not guaranteed to function outside of its operating conditions.
- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA}, and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) Guaranteed by design.
- 6) Guaranteed by characterization.

ELECTRICAL CHARACTERISTICS

$V_{CC} = 25V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
High-Voltage Start-Up Current Source (HV Pin)						
Breakdown voltage	V_{HVBR}		700			V
Normal charge current	I_{HVNOR}	$V_{CCSCP} < V_{CC} < 15V$, $T_J = 25^{\circ}C$	5.9	7	9	mA
Extra charge current from the VCC pin	I_{VCCON_OUT}	$V_{CC} = V_{CCON(HV)} - 0.1V$, $T_J = 25^{\circ}C$	2			mA
Supply current when a fault occurs	$I_{HVLIMIT}$	$V_{CC} < V_{CCSCP}$	1.5	2.2	3	mA
Leakage current at off state	I_{HVOFF}	$V_{HV} = 400V$, $V_{CC} = 24V$		4.5	10	μA
IC Power Supply (VCC Pin)						
IC turn-on threshold voltage with HV detected	$V_{CCON(HV)}$	$V_{HV} > V_{HVON}$	20	21.5	23	V
UV protection threshold 1	V_{CCUVP1}		10	10.8	11.5	V
UV protection threshold 2	V_{CCUVP2}		13.5	14.4	15.2	V
IC release threshold	V_{CCRST}		8	8.8	9.3	V
X-capacitor discharge regulation voltage ⁽⁷⁾	V_{CCXCD}			17		V
Short-circuit protection	V_{CCSCP}		0.76	0.94	1.4	V
Normal operating current	$I_{CC(NOR)}$	$C_{GATEP} = 1nF$, $f_{PFC} = 100kHz$, $C_{HSG} = 1nF$, $C_{LSG} = 1nF$, $f_{LLC} = 200kHz$		15		mA
		No switch, $T_J = 25^{\circ}C$		8	10	
Start-up current	$I_{CC-START1}$	$V_{CC} = 20V$		2.1	3	mA
Burst-mode current	$I_{CC-BURST}$	During burst off, $T_J = 25^{\circ}C$		2.2	2.7	mA
X-Capacitor Discharger (HV Pin)						
Discharge current	I_{HVXCD}	$T_J = 25^{\circ}C$	5.9	7	9	mA
Discharge clock time	t_{X-D}		0.8	1.6	2.6	ms
PFC Gate Driver (GATEP Pin)						
Minimum gate high voltage	V_{OH}	$C_{GATEP} = 1nF$, source 20mA, $V_{REG} = 11.5V$	11.3			V
Maximum gate low voltage	V_{OL}	$C_{GATEP} = 1nF$, sink 20mA, $V_{REG} = 11.5V$			0.1	V
Gate on resistance	$R_{ON(H)}$	Source 20mA		4.5	7.5	Ω
	$R_{ON(L)}$	Sink 20mA		2.5	5	Ω
Voltage fall time	t_f	$C_{GATEP} = 1nF$		20	40	ns
Voltage rise time	t_r	$C_{GATEP} = 1nF$		20	40	ns
Sourcing capacity ⁽⁷⁾	I_{GATE_SR}			650		mA
Sinking capacity ⁽⁷⁾	I_{GATE_SK}			800		mA

ELECTRICAL CHARACTERISTICS *(continued)*

$V_{CC} = 25V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Regulated Power Supply (VREG Pin)						
Regulated output voltage	V_{REG}	$I_{REG} = 0mA$	11	12	13	V
		$I_{REG} = 20mA$	10.8	11.9	12.8	V
Turn-on threshold	V_{REGON}		9	10	10.9	V
UVP	V_{REGUVP}		6.5	7.3	8.1	V
System Clock						
Clock frequencies	f_{OSC_LLC}	Normal operation	180	200	223	MHz
	f_{OSC_PFC}	Normal operation	16.6	17.5	18.7	
	$f_{OSC_NOPWM}^{(7)}$	During burst off or if a fault occurs		1		
AC Input Sensing (ACIN Pin)						
Voltage range			0		1.6	V
PFC Feedback (FBP Pin)						
Voltage range			0		1.6	V
Current Sense (CSP Pin)						
Voltage range			-1.4		0	V
Internal biased voltage	V_{BIAS_CSP}	$V_{CSP} = 0V$	0.19	0.2	0.21	V
UART Interface (UART Pin)						
Internal pull-up voltage				3.3		V
Internal pull-up resistor				1.6		k Ω
ADC for CSP						
ADC voltage reference			1.585	1.6	1.61	V
		$T_J = 25^{\circ}C$	1.595	1.6	1.605	V
ADC resolution ⁽⁸⁾				12		bits
Acquisition time ⁽⁷⁾				300		ns
Offset error ⁽⁸⁾				± 0.5		LSB
Gain error ⁽⁸⁾				± 1.5		LSB
ADC for ACIN, FBP, FBL						
ADC voltage reference			1.585	1.6	1.61	V
		$T_J = 25^{\circ}C$	1.595	1.6	1.605	V
ADC resolution ⁽⁸⁾				10		bits
Acquisition time ⁽⁷⁾				300		ns
Offset error ⁽⁸⁾				± 0.5		LSB
Gain error ⁽⁸⁾				± 1.5		LSB

ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = 25V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
DAC for OVP OCL, BI/BO of PFC; OPP, ADOFF of LLC						
DAC voltage reference			1.585	1.6	1.61	V
		$T_J = 25^{\circ}C$	1.595	1.6	1.605	V
Resolution ⁽⁸⁾				8		bits
Offset error ⁽⁸⁾				± 0.2		LSB
Gain error ⁽⁸⁾				± 1.5		LSB
DAC for PFC Set Signal						
DAC voltage reference			1.585	1.6	1.61	V
		$T_J = 25^{\circ}C$	1.595	1.6	1.605	V
Resolution ⁽⁸⁾				10		bits
Offset error ⁽⁸⁾				± 0.5		LSB
Gain error ⁽⁸⁾				± 1.5		LSB
DAC for LLC Set Signal						
DAC voltage reference			1.77	1.8	1.825	V
		$T_J = 25^{\circ}C$	1.788	1.8	1.812	V
Resolution ⁽⁸⁾				10		bits
Offset error ⁽⁸⁾				± 0.5		LSB
Gain error ⁽⁸⁾				± 1.5		LSB
High-Side Floating Gate Driver Supply (BST and SW Pins)						
BST pin leakage current	I_{LKBST}	$V_{BST} = 600V$			10	μA
SW pin leakage current	I_{LKSW}	$V_{SW} = 582V$			10	μA
Half-Bridge Current Sense (CSHB Pin)						
OCP threshold	V_{CS-OCP}		1.475	1.5	1.52	V
Current polarity comparator reference when HSG is on	V_{CS-PR}	$T_J = 25^{\circ}C$	60	80	100	mV
Current polarity comparator reference when LSG is on	V_{CS-NR}	$T_J = 25^{\circ}C$	-100	-80	-60	mV
Output Voltage Sense (SO Pin)						
Over-voltage protection (OVP) on SO	V_{SO-OVP}		1.475	1.5	1.52	V
ADTA (SW Pin)						
Minimum voltage slew rate that can be detected ⁽⁷⁾	dV_{MIN}/dt			85		V/ μs
Turn-on delay ⁽⁷⁾	t_D	Slope finished to turn-on delay		150		ns

ELECTRICAL CHARACTERISTICS *(continued)*

$V_{CC} = 25V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, min and max values are guaranteed by characterization, typical value is tested at $T_J = 25^{\circ}C$, unless otherwise noted.


Parameter	Symbol	Condition	Min	Typ	Max	Units
Feedback Section (FBL Pin)						
Internal pull-up resistor on FBL	R_{FBL_LOW}	$T_J = 25^{\circ}C$	7	8	9.6	k Ω
Internal pull-up resistor on FBL in power-save mode	R_{FBL_HIGH}		38	47	56	k Ω
Internal voltage reference	V_{FBL_SOURCE}	$T_J = 25^{\circ}C$	2.35	2.41	2.5	V
V_{COMP} offset voltage from the FBL voltage	V_{FBL_OFFSET}		0.995	1	1.005	V
Current-Sense Input Section (CR Pin)						
Slope compensation amplitude per LSB	V_{CR_SLOPE}	$T_J = 25^{\circ}C$	1.54	2.35	3.16	mV/ μ s
Zero-voltage detection threshold	V_{CR_ZERO}		15	20	25	mV
On-time comparator delay to HG driver off ⁽⁷⁾	t_{D_CR}			150		ns
Current-sense input leakage current	$I_{CR_LEAKAGE}$	$V_{CR} = 2V$			± 1	μ A
Leading-edge blanking time ⁽⁷⁾	t_{LEB}			300		ns
Low-Side Gate Driver (LSG Pin)						
Peak source current ⁽⁷⁾	$I_{SOURCEPK}$			0.75		A
Peak sink current ⁽⁷⁾	I_{SINKPK}			0.87		A
Source resistor	R_{SOURCE}			5	8	Ω
Sink resistor	R_{SINK}			2.5	5	Ω
Fall time	t_F			20	40	ns
Rise time	t_R			20	40	ns
High-Side Gate Driver (HSG Pin, Referenced to the SW Pin)						
Peak source current ⁽⁷⁾	$I_{SOURCEPK}$			0.74		A
Peak sink current ⁽⁷⁾	I_{SINKPK}			0.87		A
Source resistor	R_{SOURCE}			5	8	Ω
Sink resistor	R_{SINK}			2.5	5	Ω
Fall time	t_F			20	40	ns
Rise time	t_R			20	40	ns
Voltage Bootstrap (BST Pin, Referenced to the SW Pin)						
VREG-to-BST internal diode forward voltage ⁽⁷⁾	V_F	$I_F = 1mA$, $T_J = 25^{\circ}C$		1.2		V
Thermal Shutdown						
Thermal shutdown threshold ⁽⁷⁾				145		$^{\circ}C$
Thermal shutdown recovery threshold ⁽⁷⁾				120		$^{\circ}C$

Notes:


- 7) Guaranteed by design.
- 8) Guaranteed by characterization.

TYPICAL CHARACTERISTICS


VCC On and Under-Voltage Protection (UVP) vs. Temperature




VCC RST Threshold vs. Temperature




VREG Voltage vs. Temperature




VREG On Threshold vs. Temperature



VREG UVP Threshold vs. Temperature




12-Bit ADC Reference vs. Temperature




TYPICAL CHARACTERISTICS (continued)


10-Bit ADC Reference vs. Temperature




8-Bit DAC Reference vs. Temperature




10-Bit DAC Reference vs. Temperature




SO and CSHB Threshold vs. Temperature



CSP Bias vs. Temperature




FBL Low Pull-Up Resistance vs. Temperature




TYPICAL CHARACTERISTICS (continued)


FBL High Pull-Up Resistance vs. Temperature




CR Zero-Detection Threshold vs. Temperature



Negative Current Polarity Threshold vs. Temperature



Positive Current Polarity Threshold vs. Temperature




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 12V$, $I_{OUT} = 20A$, $T_A = 25^{\circ}C$, unless otherwise noted.


Steady State at Input

$V_{IN} = 110V_{AC}$ at $P_{OUT} = 240W$




Steady State at Input

$V_{IN} = 230V_{AC}$ at $P_{OUT} = 240W$




Steady State at PFC Choke

$V_{IN} = 110V_{AC}$ at $P_{OUT} = 240W$




Steady State at PFC Choke

$V_{IN} = 230V_{AC}$ at $P_{OUT} = 240W$




Steady State at LLC

$P_{OUT} = 240W$



Input Start-Up/Shutdown at PFC

$V_{IN} = 110V_{AC}$, $P_{OUT} = 240W$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 85V_{AC}$ to $265V_{AC}$, $V_{OUT} = 12V$, $I_{OUT} = 20A$, $T_A = 25^{\circ}C$, unless otherwise noted.


Input Start-Up/Shutdown at PFC

$V_{IN} = 230V_{AC}$, $P_{OUT} = 240W$




Input Start-Up at LLC

$P_{OUT} = 240W$




Input Shutdown at LLC

$P_{OUT} = 240W$




Load Dynamic at PFC

$V_{IN} = 85V_{AC}$, $P_{OUT} = 0W$ to $240W$, $1A/\mu s$




Load Dynamic at PFC

$V_{IN} = 265V_{AC}$, $P_{OUT} = 0W$ to $240W$, $1A/\mu s$



Load Dynamic at LLC

$P_{OUT} = 0W$ to $240W$, $6A/\mu s$



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The HR1211 is a high-performance combo controller that integrates a digital PFC and a digital half-bridge (HB) LLC controller.

MTP and UART Communication

The HR1211 implements a multiple-time programmable (MTP) memory as the non-volatile memory (NVM) for user data storage. The MTP memory is 128bitsx16bits, which can store a maximum 256 bytes of data. The MTP can be erased and rewritten 1,000 times.

When the digital core and MTP are on, the HR1211 automatically loads all of the data from MTP to the corresponding random access memory (RAM) to configure the IC's parameters. User data is also written to the MTP through the RAM.

The HR1211 provides a standard UART interface for communication. Communication is accomplished with a dedicated graphic user interface (GUI) (see Figure 2).




Figure 2: HR1211 GUI

The HR1211 can protect the MTP data from accidental reading and rewriting with a password. Once a non-zero, 16-bit password is written to the password register (address 01h), the MTP enters read-write protection. No data can be read or written until the user inputs the correct password into the specific unlock register (address 7Dh). This unlocks the read-write protection status.

Power Supply Management

Power supply management is implemented by the HV, VCC, and VREG pins. Figure 3 and Figure 4 show the IC's power supply block diagram and operating waveforms.




Figure 3: Power Supply Block Diagram




Figure 4: Power Supply Operation Waveform

High-Voltage (HV) Start-Up Input

An internal, high-voltage current source charges VCC when a voltage input is applied to HV.

If VCC drops below V_{CCSCP}, the charge current from HV is limited to I_{HVLIMIT}. This prevents excessive power dissipation caused by a VCC short-circuit condition during start-up.

In normal operation, the voltage on VCC (V_{CC}) rises to V_{CCSCP}, then the HV current switches to the nominal current (I_{HVNOR}). The HV current source switches off when V_{CC} reaches the start-up level (V_{CCON(HV)}). Once the HV current source turns off, the leakage current going into HV should be below I_{HVOFF}.

The HV current source turns on again when V_{CC} drops below the under-voltage protection (UVP) level.

IC Supply Input (VCC)

VCC provides power to all of the internal circuits, including VREG and the V3.3 internal supply.

VCC can be powered either by the half-bridge (HB) transformer's auxiliary winding or by an external power supply.

If VCC drops below the under-voltage protection (UVP) level, the following process occurs:

1. The IC stops operating, and the PFC driver stops switching immediately. The HB LLC continues to operate until the low-side MOSFET (LS-FET) turns on.
2. The VREG LDO is disabled.

There are two VCC UVP thresholds. If the LLC does not start switching, the UVP level goes to V_{CCUVP2} . If the LLC starts switching, the UVP level goes to V_{CCUVP1} .

If the IC enters latch-off mode, the device remains latched until V_{CC} falls below V_{CCRST} .

Regulated Output (VREG Pin)

An internal LDO is adopted to stabilize the VREG pin so that VREG can achieve the following:

- Power the internal PFC driver
- Power the internal low-side driver of the HB LLC
- Charge the bootstrap capacitor, which powers for the internal high-side driver of the HB LLC
- Be used as a voltage reference for external circuits

When V_{CC} reaches $V_{CCON(HV)}$, the internal LDO is enabled to charge the VREG capacitor. After VREG is completely charged, the IC starts operating if there is no fault. The LDO is enabled only when V_{CC} exceeds $V_{CCON(HV)}$. This ensures that any optional external circuitry connected to VREG does not dissipate additional current before the IC starts up.

Once VREG exceeds V_{REGON} , the HR1211 starts working. If VREG falls below V_{REGUVP} , the IC stops, and the PFC controller stops switching immediately. The HB LLC controller continues operating until the low-side gate becomes active.

V3.3 for Digital Logic

V3.3 is an internal, stabilized 3.3V power supply for digital circuits. It is derived from VCC via an internal LDO from VCC. When V_{CC} exceeds V_{CCRST} plus a hysteresis, the V3.3 LDO is enabled. It can be disabled only when V_{CC} is below V_{CCRST} .

V3.3 can also be used as the input for an internal 1.8V LDO, which is also the power supply for the digital core.

Internal Under-Voltage Lockout (UVLO) Signal

Under-voltage lockout (UVLO) is an internal enable signal for both the PFC and LLC digital controllers. When V_{CC} exceeds V_{CCUVP1} , and VREG exceeds V_{REGON} , UVLO goes high. The UVLO signal is pulled low if VREG falls below V_{REGUVP} .

Internal Power Good Indicator (PG)

The internal power good (PG) signal indicates to the digital core that the power supply (VCC) voltage is regulated. When UVLO goes high, there is a 200 μ s delay ($t_{PG-DELAY}$) and then the PG signal is pulled high.

SYSTEM FUNCTIONS

X-Capacitor Discharge

X-capacitors are critical components placed at the power supply input terminals to filter out differential EMI noise. If the AC line is removed, the energy stored in the X-capacitor can pose risks. Safety standards require that the voltage must be discharged to a safe level within a certain timeframe.

Typically, resistors are placed in parallel with the X-capacitor across the AC line to provide a discharge path. However, additional resistors lead to continuous power consumption while the AC input is connected. This is a significant contributor to the power consumption under no-load or standby conditions.

The HV current source in the HR1211 acts as a smart X-capacitor discharger when the AC input is removed, which means traditional discharge resistors are not required. Figure 5 shows the X-capacitor operating waveforms.




Figure 5: Operating Waveform of the X-Capacitor Discharger when AC is Removed

During normal operation with the presence of the AC line, the HR1211’s HV current source is turned off. The HV leakage current is very small, so the power consumption is reduced significantly. Once the AC line is disconnected, a timer 1 detection time window ($60 \times t_{X-D}$) begins. When the timer is finished, the IC controls the internal current source ($I_{HV(NOR)}$) automatically to discharge energy from the X-capacitor to VCC within a timer 3 ($30 \times t_{X-D}$) period.

The IC stops for an additional timer 3 period to detect the AC. If no AC is reapplied during this time, the IC continues discharging during the next timer 2 ($90 \times t_{X-D}$) period until V_{HV} drops below 35V. Once V_{HV} drops below 35V, V_{CC} is discharged quickly by the internal current source until it drops below V_{CCRST} . V_{CCRST} is used to release the latch of the IC when it is in latch-off mode.

If the AC recovers in HV again during the timer 3 period, a new start-up procedure begins (see Figure 6).

When the X-capacitor discharge function is activated, VCC is regulated between $V_{CCON(HV)}$ and V_{CCXCD} to avoid overstressing VCC.

The X-capacitor discharge function allows users to choose any X-capacitor value to optimize differential mode EMI filtering without considering the effect of the required bleed resistors on the standby power budget, or under

system no-load conditions.




Figure 6: Operating Waveform of the X-Capacitor Discharger when AC Recovers

Over-Temperature Protection (OTP)

If the internal thermal sensor detects that the IC temperature has exceeded the over-temperature protection (OTP) threshold, the IC stops switching immediately. In OTP mode, the high-voltage current source is disabled so that VCC is not charged, and the internal LDOs for VREG and V3.3 are disabled. If the IC temperature drops below the OTP recovery threshold and V_{CC} drops below V_{CCRST} , the IC can start up again once V_{CC} charges above $V_{CCON(HV)}$.

IC Enable/Disable Control

The IC (PFC and LLC operation) can be enabled and disabled by configuring the MTP via the GUI.

Digital PFC Controller

The state-of-the-art continuous conduction mode (CCM) and discontinuous conduction mode (DCM) control scheme reduces the RMS current drawn from the AC mains by ensuring good input current shaping during both CCM and DCM. The control scheme reduces the switching frequency when the load is decreased, which achieves higher efficiency and higher power factors under light-load conditions.

Timing Sequence of the Digital PFC

Figure 7 shows the digital PFC block timing sequence, described below.




Figure 7: Digital PFC Block Power Supply Timing Sequence

Internal Power Supply Timing Sequence

Once V_{CC} exceeds V_{CCRST} plus a hysteresis, the V3.3 LDO is enabled and an internal LDO downstream produces a stable 1.8V power supply for the internal digital core and system clocks. Once both 3.3V and 1.8V are stable, the RST signal goes high. When the UVLO signal is high, the IC enables OSC, ADC, DAC, and the relative comparators. The enable signal goes high after a 20 μ s delay, which indicates that the digital core is ready to begin operation.

Digital Core Timing

When both the RST signal and enable signal (UVLO) are high, the digital system monitors the PG signal within a 150 μ s detection time window, which determines whether PFC and LLC start switching with a soft start. If no PG signal is detected, a switching soft start is applied. Otherwise, no soft start is applied for PFC and LLC switching.

After this PG detection time window, the digital system starts operating. First, the analog-to-digital converter (ADC) starts sampling V_{ACIN} and V_{FBP} . If the AC brown-in condition is met and there is no open-loop fault on the FBP pin, then the AC brown-in/brownout signal goes high and PFC starts switching until the output reaches the preset value. The LLC starts switching when the

PFC output voltage ramps up to the LLC brown-in threshold.

Oscillator

The system clock frequency for PFC is f_{OSC1_NOR} , and the system clock frequency for LLC is f_{OSC2_NOR} . When the system is in ultra-low power mode (both the PFC and LLC are burst off), the PFC and LLC clock frequencies drop to f_{OSC_NOPWM} . The PWM clock frequency falls to f_{OSC2_NOR} to reduce the IC power consumption.

ADC Sampling

The HR1211 has two independent ADCs that sample the AC input voltage, PFC output voltage, LLC feedback voltage, and PFC switching peak current. The digital PFC controller gets the PFC inductor peak current information on CSP via a 12-bit ADC.

A 3-channel, high-speed analog switch is used to switch between the AC input, V_{OUT} (PFC), and FB (LLC) signals for the other 10 bits of ADC sampling.

Figure 8 shows the ADC module block diagram.




Figure 8: ADC Block Diagram

Figure 9 shows the sampling sequence of the 10-bit ADC. The ADC samples ACIN, FBL, and FBP with a fixed frequency, which can be adjusted by setting the idle time in the GUI.



Figure 9: ADC Sampling Sequence

The LLC feedback voltage (on the FBL pin) is sampled during every sampling period. The AC input voltage (on the ACIN pin) is sampled three times in every four sampling periods. The PFC output voltage (on the FBP pin) is sampled once in every four sampling periods. **Input Voltage Sensing**

V_{IN} is rectified and attenuated by a resistor divider with a fixed ratio (0.0032) before being provided to the ACIN input. Then the ADC samples the voltage on ACIN to get the instantaneous value, peak value, and the frequency of V_{IN} . This data is used to calculate the on time, monitor for AC brown-in and brownout protection, and determine the input capacitor current compensation.

Figure 10 shows the V_{IN} level that is defined for different functions. All parameters can be configured via the GUI.




Figure 10: Input Voltage Level for Different Functions

Input Brown-In/Brownout

When the peak voltage on ACIN exceeds the brown-in threshold (V_{IN-BI}) and lasts for the brown-in time set by BI_Timer, the PFC starts switching. If the V_{ACIN} peak is below the brownout threshold (V_{IN-BO}) for the brownout time set by BO_Timer, the PFC stops switching. Figure 11 shows the operating waveforms.




Figure 11: AC Brown-In and Brownout Control

High/Low Line

The system defines the input as the low-line condition when V_{IN} is below $V_{IN_HIGH/LOW}$. The high-line input condition is defined as when V_{IN} exceeds $V_{IN_HIGH/LOW}$ plus a hysteresis. Both the soft-start time and resonant time for PFC valley turn-on are implemented independently according to the high- or low-line input condition. The PFC output voltage and over-voltage protection (OVP) can also be regulated at different levels according to this high- or low-line input condition to optimize the PFC stage efficiency.

There are another two configurable thresholds for V_{IN} : V_{IN_LEVEL1} and V_{IN_LEVEL2} . Together with $V_{IN_HIGH/LOW}$, they divide V_{IN} into four ranges. The input capacitor current compensation values can be set to different values at different V_{IN} ranges to improve the power factor.

These three thresholds are comprised of 8 bits of data in the MTP, and can be programmed via the GUI.

Output Voltage Sensing

Similar to V_{IN} sensing, V_{OUT} is also sampled through a resistor divider with a fixed ratio (0.0032) on FBP. The voltage on FBP is sampled by the 10-bit ADC, and the results are used for on-time calculation and several protection functions.

The internal pull-down resistor (about $3.3M\Omega$) should be considered when designing the external resistor divider. Calculate the total divider ratio (which should be about 0.0032) with Equation (1):

$$\frac{R_{FBL_L} // 3.3M\Omega}{R_{FBL_H} + R_{FBL_L} // 3.3M\Omega} = 0.0032 \quad (1)$$

Where R_{FBL_H} is the external resistor divider connected on the high side, and R_{FBL_L} is the external divider resistor connect on the low side.

Figure 12 shows the V_{OUT} level that is defined for different functions.




Figure 12: Output Voltage Level for Different Functions

Output Regulation

To optimize efficiency, V_{OUT} can be auto-regulated according to V_{IN} and the output power. V_{OUT} is set to two different options based on $V_{IN_HIGH/LOW}$, and four different options according to the power levels. There are a total of eight different options for PFC output regulation. These options can be selected through the GUI.

Output Over-Voltage Protection (OVP)

The over-voltage protection (OVP) trigger threshold (V_{OUT_OVP}) is set in the MTP register via the GUI. The digital value is converted to an analog signal by a digital-to-analog converter (DAC). This value is compared to the FBP pin voltage. If V_{OUT} exceeds V_{OUT_OVP} , PFC switching stops. If V_{OUT} returns to the regulated target, the PFC resumes switching. Figure 13 shows the internal OVP block.




Figure 13: PFC OVP Circuit

A blanking time is also inserted into OVP. This keeps the IC immune to switching noise interference (see Figure 14) This blanking time can be configured by the GUI.




Figure 14: Output OVP

Fast Loop

In a dynamic load event, the PFC output voltage may drop or rise significantly due to the low bandwidth of the PFC control loop. This can lead to V_{OUT} exceeds or falling below its specification. A fast loop can be enabled to improve PFC dynamic performance. The fast loop is activated when V_{OUT} drops below $V_{OUT_FAST_LOOP_LOW}$ (if the fast loop low-level is enabled) or exceeds $V_{OUT_FAST_LOOP_HIGH}$ (if the fast loop high level is enabled). When fast loop is activated, K_I and K_P switch to the fast loop settings. The fast loop function can be enable/disable (and its parameters can be set) via the GUI.

Open-Loop Protection (OLP)

An open-loop condition is defined as when the FBP voltage drops below V_{OUT_OLP} for longer than a configurable timer. The IC enters auto-retry or latch-off mode (selectable via the GUI) if this occurs.

If IC is in latch-off protection mode, switching latches off. The device can only restart once V_{CC} drops below V_{CCRST} then is charged above $V_{CCON(HV)}$.

If the IC is in auto-retry protection mode, the switching is suspended for an auto-restart timer that can be set via the GUI. The device restarts after the timer runs out. If the device is set to self-power mode in the GUI (which means the device uses auxiliary winding to power V_{CC}), the IC must still wait for V_{CC} be charged above $V_{CCON(HV)}$ to restart.

Peak Current Sensing

The PFC inductor current is sensed by the CSP resistor (R_{CSP}), and produces a negative voltage (V_{CSP}). This value is internally converted into a positive voltage with a bias (V_{CS_S}) (see Figure 15 and Figure 16 on page 23). The ADC samples V_{CS_S} when the PFC gate turns off. V_{CS_S} can be calculated with Equation (2):

$$V_{CS_S}(t) = V_{BIAS_CSP} - V_{CSP}(t) \tag{2}$$

Figure 15 shows the current-sense circuit on the CSP pin.




Figure 15: CSP Pin Current-Sense Circuit

Figure 16 shows the V_{CS_S} waveforms.




Figure 16: V_{CS_S} Voltage Waveforms

Over-Current Limit (OCL)

The HR1211 adopts cycle-by-cycle over-current limiting (OCL) to prevent the PFC MOSFET from overstress. OCL is implemented by comparing V_{CS_S} to the internal OCL threshold. The OCL threshold is an analog signal output from an 8-bit DAC. The internal OCL threshold can be calculated similarly to Equation (2). A leading edge blanking time LEB1 is inserted to avoid switching noise. The OCL threshold is adjustable in the GUI.

Digital PFC Control Scheme

Figure 17 shows the digital control flowchart.




Figure 17: PFC Control Scheme Flowchart

Digital Current Reference

The HR1211 adopts a digital PI that compensates for the voltage control loop. Its output ($V_{COMP}(n)$) is sent to the multiplier for the current reference calculation (see Figure 18).




Figure 18: Current Reference

The digital current reference can be calculated with Equation (3):

$$I_{REF}(n) = V_{IN}(n) \frac{V_{COMP}(n)}{(0.5 \times V_{IN_PK}(n))^2} \quad (3)$$

On-Time Calculation

The on time can be estimated with Equation (4):

$$t_{ON}(n) = \frac{V_{O_REF} - V_{IN}(n)}{V_{O_REF}} \times t_s \quad (4)$$

Where t_s is the switching period that can be configured via the GUI.

PFC Operating Mode Selection

The HR1211 has three operation modes for the PFC: continuous conduction mode (CCM), variable frequency discontinuous conduction mode (VF-DCM), and constant frequency discontinuous conduction mode (CF-DCM). The peak inductor current value in CCM can be estimated with Equation (5):

$$I_{PK}(n) < 2I_{REF}(n) \quad (5)$$

The peak inductor current value in VF-DCM can be calculated with Equation (6):

$$2I_{REF}(n) < I_{PK}(n) < 2I_{REF}(n) \times \frac{t_{S_MAX}}{t_s} \quad (6)$$

Where t_{S_MAX} is the maximum switching period set via the GUI. The peak inductor current value in CF-DCM can be estimated with Equation (7):

$$I_{PK}(n) > 2I_{REF}(n) \times \frac{t_{S_MAX}}{t_s} \quad (7) \text{ CCM}$$

Operation

Figure 19 shows the CCM control signals.




Figure 19: CCM Control Signals

When the converter operates in CCM, OFF_CUR_REF (n) is calculated and sent to DAC. There is a digital filter with configurable cross-frequency for the OFF_CUR_REF (n) output. The DAC output has an analog signal (OFF_CUR_REF (t)) that is compared to $V_{CS}(t)$. If $V_{CS}(t)$ is below OFF_CUR_REF (t), the set signal is high, and the PWM is also set high (see Figure 19).

The off-current reference in CCM can be calculated with Equation (8):

$$OFF_CUR_REF(n) = 2I_{REF}(n) - I_{PK}(n) \quad (8)$$

VF-DCM Operation

When the converter operates in VF-DCM, the off-current reference is set to zero. In this scenario, the set signal represents the DCM boundary (see Figure 20).




Figure 20: VF-DCM Control Signals

The new switching period can be estimated with Equation (9):

$$t_{S_NEW}(n) = \frac{I_{PK}(n)}{2I_{REF}(n)} \times t_s \quad (9)$$

The delay time can be calculated with Equation (10):

$$t_D(n) = t_{S_NEW}(n) - t_s = \left(\frac{I_{PK}(n)}{2I_{REF}(n)} - 1 \right) \times t_s \quad (10)$$

The calculated delay time has a digital filter with a configurable cross-frequency.A

CF-DCM Operation

Figure 21 shows the CF-DCM control signals.




Figure 21: CF-DCM Control Signals

When the converter operates in CF_DCM, the off-current reference is also set to zero.

In this mode, the switching frequency is limited to the minimum switching frequency that can be set via the GUI. The PWM duty is modulated to achieve average current control.

The new switching period can be calculated with Equation (11):

$$\frac{1}{2} I_{PK}'(n) \times t_S'(n) = I_{REF}(n) \times t_{S_MAX} \quad (11)$$

As t_{ON} changes, the peak inductor current value is relatively unchanged, and can be estimated with Equation (12):

$$I_{PK}'(t) = I_{PK}(t) \quad (12)$$

The switching period can be calculated with Equation (13):

$$t_S'(n) = \frac{2I_{REF}(n)}{I_{PK}(n)} \times t_{S_MAX} \quad (13)$$

The new turn-on time can be estimated with Equation (14):

$$t_{ON}'(n) = \frac{V_{O_REF} - V_{IN}(n)}{V_{O_REF}} \times t_S'(n) \quad (14)$$

The delay time can be calculated with Equation (15):

$$t_D'(n) = t_{S_MAX} - t_S'(n) = \left(1 - \frac{2I_{REF}(n)}{I_{PK}(n)}\right) \times t_{S_MAX} \quad (15)$$

The calculated delay time also has a digital filter with a configurable cross-frequency.

Soft-Start Procedure

Once the AC brown-in is triggered, the V_{IN_OK} signal goes high and the HR1211 initiates a soft start (see Figure 22).




Figure 22: Soft-Start Sequence

During soft start, the internal voltage reference slowly ramps up to the regulation target. The ramp slew rate is determined by the soft-start time setting's high and low lines, which can be configured via the GUI. When the voltage reference on FBP reaches the regulation target value, $SOFT_START_FLAG$ is set high and the

soft-start sequence is complete. Generally, the V_{OUT} cannot rise during soft start, so it is regulated afterward.

Note that the slew rate is different at the high line and low line.

Burst Mode

At light loads, the IC is always designed to run in burst mode for better efficiency and decreased no-load power consumption. Once the output load drops below the threshold (a percentage of the rated load), the PFC enters burst mode. The threshold can be configured via the GUI for both the high line and low line.

In burst mode, the switching duty is calculated based on the set threshold, and the output is regulated to V_{O_TARGET} with a typical 5V hysteresis. The PFC stops switching when V_{OUT} ramps up to $V_{O_TARGET} + 5V$, and resumes switching when V_{OUT} drops below V_{O_TARGET} .

Generally, the HR1211 is designed to exit burst mode only at the peak point of the AC line to minimize the current stress. Additionally, a threshold voltage can be selected via the GUI to prevent the bus voltage from dropping too low under transient. If the bus voltage drops below the threshold, the IC exits burst mode immediately without waiting for peak point detection.

Power Factor Compensation (PFC)

Traditional power factor compensation (PFC) control schemes only regulate the inductor current to match the value of V_{IN} . However, the input capacitor current is not controlled, which can cause power factor (PF) deterioration and a suboptimal phase delay. With a larger capacitor or a higher V_{IN} , the PF worsens, especially under light-load conditions.

To improve the PF, the HR1211 implements a patented method to compensate the input capacitor current. There are four V_{IN} ranges and input capacitors for the compensation setting, which can be configured via the GUI and stored in the MTP. With this function, the PF can be improved across the whole V_{IN} range.

Frequency Jittering

The HR1211 implements a jitter function that can reduce EMI noise. When jitter is enabled, the switching frequency (f_{sw}) is modulated by a triangular waveform with a modulation frequency (f_M). This frequency is modulated to the maximum value at the peak of the triangle, and to the minimum value at the valley of the triangle. Figure 23 shows the jitter switching frequency modulation. The modulation amplitude and f_M can both be configured via the GUI.




Figure 23: Jitter Switching Frequency Modulation

DIGITAL LLC CONTROLLER

LLC Brown-In/Brownout

The LLC starts to work when the bus voltage exceeds the brown-in threshold. The LLC shuts down when the bus voltage drops below the brownout threshold. There is a configurable timer delay set via the GUI for both brown-in and brownout LLC switching.

Soft-Start Operation

During LLC soft start, the internal V_{COMP} is overridden by a soft-start generator output voltage. The soft-start timer can be set via the GUI to define the soft-start duration.

At the beginning of soft start, the low-side gate (LSG) turns on first for a configurable time to charge the BST capacitor. Then the high-side gate (HSG) and LSG turn on and off alternately.

Because of resonant capacitor (C_R) voltage imbalance during start-up, the current slew rate in the resonant tank is different between the HSG and LSG turn-on periods.

The HR1211's LSG driver does not turn off until the resonant tank current drops below zero

($V_{CSHB} < V_{CSNR}$) to avoid hard switching during soft start (see Figure 24).

If both the HSG and LSG are driven with a 50% duty cycle, the resonant tank current may not reverse in a switching half-cycle, which can lead to hard switching.

Figure 24 shows the waveform difference between a 50% duty cycle and the HR1211's logic.




Figure 24: LLC Start-Up to Avoid Hard Switching

Current Mode Control

Figure 25 shows the control block diagram of the half-bridge (HB) LLC. The on-time comparator determines the HSG on time by comparing the voltage derived from the current sense (CR) with V_{COMP} . V_{COMP} is generated from the feedback voltage on an optocoupler (FBL).

The LSG follows the HSG on time. A digital counter with a minimum step (about $1 / f_{OSC1_NOR}$) is implemented to ensure that the on time between the HSG and LSG matches.




Figure 25: LLC Current Mode Control Block Diagram

Figure 26 shows the LLC current mode control waveform.




Figure 26: LLC Current Mode Control Waveform

The current-sense voltage (V_C) is proportional to the voltage on the resonant tank capacitor (C_R). The proportion is determined by the external capacitor divider (C_{R1} and C_{R2}). The capacitor dividing ratio should be set to ensure that the maximum output power (primary current) of the LLC stage can be delivered.

To prevent subharmonic oscillation, a digital, 4-bit, configurable slope compensation can be added. The compensation voltage (V_{CR_SLOPE}) is the product of the slope and on time. This value is added to the sensed voltage (V_C) to generate V_{CS} .

The HR1211 senses the voltage of the optocoupler on FBL that generated the reference (V_{COMP}) of the internal on-time comparator. The LSG follows the previous HSG on time, but the LSG does not turn off until V_{CS} drops below V_{COMP} . There is an internal pull-up resistor (R_{FBL}), and the FBL voltage increases when the output load increases. The sensed FBL voltage is also used for skip mode and burst mode operation

detection, as well as over-power protection (OPP).

Operation Mode

The LLC can operate in three modes: continuous mode, skip mode, and burst mode. The controller samples the FBL pin voltage using the 10-bit ADC to determine which mode the LLC should operate in (see Figure 27).




Figure 27: LLC Working Mode Determined by FBL

Figure 27 shows the LLC working mode based on the FBL voltage (V_{FBL}). When V_{FBL} reaches the skip mode entry threshold ($V2$), the LLC system enters skip mode. If V_{FBL} drops further (load decreases) below the burst mode entry threshold ($V4$), the LLC switch triggers burst off, then the LLC enters burst mode. Both the skip mode and burst mode thresholds have exit levels with a hysteresis ($V3$ and $V5$). If the LLC reaches these thresholds, it returns to continuous mode (if in skip mode) or skip mode (if in burst mode). All of the thresholds ($V2$, $V3$, $V4$, and $V5$) can be configured via the GUI.

In skip mode and burst mode, V_{COMP} can be calculated with Equation (16):

$$V_{COMP} = A_X \times V_{FBL} + B_X \quad (16)$$

Where A_X is the proportional coefficient, and B_X is an offset for V_{COMP} . A_X and B_X can be set via the GUI.

In continuous mode, V_{COMP} can be estimated with Equation (17):

$$V_{COMP} = V_{FBL} - V_{FBL_OFFSET} \quad (17)$$

Figure 28 shows the V_{COMP} generation block diagram.




Figure 28: V_{COMP} Generation Block Diagram

Skip Mode

For HB LLC topology frequency control, the switching frequency rises as the load decreases. This means that the magnetization loss and switching loss increase under light-load conditions. To reduce power consumption while keeping the output under regulation, the HR1211 implements skip mode operation to greatly reduce the average switching frequency, as well as the magnetic loss.

When the system enters skip mode, a switch idle time is inserted between every N (configurable via the GUI) switching cycles. The skip period (t_{SKIP}) is kept at the configured value for stability. The first HSG after the idle time always turns on at the HB peak point (ZVS) to minimize the switching loss (see Figure 29).




Figure 29: LLC Skip Mode Operation

The switching frequencies for HSG and LSG follows the current mode control scheme, except that the last LSG (during one skip cycle) on time ends when V_{CR} drops V_{CR_ZERO} .

Burst Mode

To further limit the average switching frequency as the load gets lighter, a longer switch idle time

is inserted in skip mode. This is called burst mode operation (see Figure 30).




Figure 30: Burst Mode LLC Operation

During the burst on period, the LLC works in skip mode. During the burst off period, switching is completely off. When the V_{FBL} rises high enough to trigger the configurable burst-out threshold, the burst off period ends and the LLC starts switching.

To minimize the audible noise created during burst mode, users can select to activate the burst frequency control function via the GUI. This function allows users to limit the burst frequency to a low value. With this function activated, the burst frequency ($1 / t_{BURST}$) can be adjusted to a preset range by increasing or decreasing the switching pulses during the burst-on period.

The HR1211 has a switchable pull-up resistor on FBL to reduce the optocoupler current in deep burst mode. When the switching counts during one burst on period is less than the set value, which indicates that the load is light enough, HR1211 will gradually switch the FBL pull-up resistor from R_{FBL_LOW} to R_{FBL_HIGH} .

The HR1211 incorporates an ultra-low power mode. The device enters ultra-low power mode when both the PFC and LLC are in burst off mode. The device can also enter ultra-low power mode if the PFC is in burst off mode and FBL is below the ultra-low power mode entry threshold.

In ultra-low power mode, IC power consumption is further reduced by shutting down some of the internal circuits. This is implemented via an internal logic comparator that compares the FBL voltage with a configurable reference from the 8-bit DAC.

If the BST capacitor is deeply discharged during burst off mode in deep burst operation, the LSG turns on first for a configurable time (t_{HSG_INI}).

The burst-off time (t_{B_OFF}) can exceed the timer set via the GUI to charge the BST voltage.

Burst Frequency Control

The HR1211 incorporates burst frequency control to reduce the acoustic noise during burst mode. Generally, the acoustic noise is reduced when the burst frequency is low. Burst frequency control increases the switching counts in each burst cycle, so that the burst-off time becomes longer. This reduces the overall burst frequency.

If the burst frequency is below the set target, burst mode runs at the normal burst level. To increase the switching counts when the burst frequency exceeds the set target, the normal burst level is ignored until the actual switching count exceeds the internal calculation result, or V_{FBL} drops to the ultra-low power mode entry threshold.

If the device reaches the ultra-low power mode entry threshold, switching is terminated. This prevents V_{OUT} from overshooting under light to heavy load transients. However, this may lead to a higher burst frequency. Make the difference between the burst level and ultra-low power mode threshold as great as possible to increase the V_{FBL} range in burst mode.

Figure 31 shows burst frequency control waveforms.




Figure 31: Burst Frequency Control Waveforms

Adaptive Dead Time Adjustment (ADTA)

A dead time between the HSG and LSG drivers is required in half-bridge (HB) topologies to prevent cross-conduction through the power stage MOSFETs. This prevents excessive current, high EMI noise, and damage in applications. A traditional, fixed dead time control scheme is widely used in resonant converters due to its simple implementation. However, this method may lead to hard switching under light loads, or large L_M design conditions, which eventually lead to thermal and reliability issues.

The HR1211 incorporates an intelligent adaptive dead time adjustment (ADTA) logic circuit that is capable of detecting the dV/dt of SW through an internal high-voltage capacitor. It automatically inserts a proper dead time with respect to the converter’s actual operating conditions. Figure 32 shows the simplified ADTA block diagram.




Figure 32: ADTA Block Diagram

Figure 33 shows the ADTA operation waveform.




Figure 33: ADTA Operation Waveform

Once the HSG switches off, SW swings from a high voltage to a low voltage because it is driven by the resonant tank current (I_R). A negative dV/dt draws a current from C_{HBVS} , which pulls V_{HBVS} down. If the current exceeds the internal bias current, V_{HBVS} is pulled down to 0V and clamped.

When the SW slew rate becomes slower, the current decreases and V_{HBVS} starts to ramp up. This change in V_{HBVS} is used for dead time detection, so that the LSG switches on after a delay.

The dead time is defined as the time between the HSG switching off and the LSG switching on, which relies on the completion of SW's transition.

When the LSG switches off, SW swings from zero to high, creating an input current from C_{HBVS} . The dead time also adjusts automatically with the opposite logic.

Figure 34 shows the possible dead time via ADTA logic. Note that there are three possible dead times: a minimum dead time (t_{DMIN}), maximum dead time (t_{DMAX}), and adaptive dead time, which is between t_{DMIN} and t_{DMAX} . When the SW transition time is shorter than t_{DMIN} , the next HSG or LSG will not turn until dead time reaches t_{DMIN} . This prevents shoot-through between the high-side and low-side MOSFETs. If the dead time is too long, it may lead to duty cycle loss and the loss of soft switching. When SW transition time is too long, it may lead to too long dead time, so that a maximum dead time (t_{DMAX}) is set to force the gate to switch on under this condition. Both t_{DMIN} and t_{DMAX} can be configured via the GUI.




Figure 34: Minimum, Maximum, and Adaptive Dead Time

Capacitive Mode Protection (CMP)

In fault conditions such as an overload or short circuit (or any load transient condition), the LLC converter may run in capacitive mode. In capacitive mode, the voltage applied on the resonant tank lags behind the current, which makes the MOSFETs lose zero-voltage switching (ZVS) capability. It can also damage the device, so this mode should be avoided.

Figure 35 shows the principles of capacitive mode protection (CMP). CSPOS and CSNEG

are the current polarity flags, which are generated by comparing the voltage on the CSHB pin with internal V_{CSPR} and V_{CSNR} thresholds.




Figure 35: Operating Principle of CMP

At t_0 , the converter operates in inductive mode. V_{CSNR} exceeds V_{CSHB} when the LSG driver is turned off, which indicates that current is flowing at the right polarity (negative). Capacitive mode protection is not triggered.

At t_1 , the converter operates in inductive mode. $V_{CSHB} > V_{CSPR}$ when the HSG driver turns off, which also indicates that current is flowing at the right polarity (positive). Capacitive mode protection is not triggered.

At t_2 , the LLC converter works in capacitive mode, and V_{CSHB} reaches V_{CSNR} . The LSG is forced off in order to avoid capacitive mode operation. If CMP is not enabled, the LSG does not turn off until t_2 .

If V_{CSHB} never exceeds V_{CSPR} while the HSG is on, the CMP function is not activated when the HSG turns off. If V_{CSHB} never drops below V_{CSNR} while the LSG is on, the CMP function is not activated when the LSG turns off.

Over-Current Protection (OCP)

The HR1211 provides the over-current protection when V_{CSHB} reaches V_{CS_OCP} . An internal counter begins each time V_{CS_OCP} is triggered, and over-current protection (OCP) is triggered if the counter reaches its set value (configured via the GUI).

OCP is typically triggered when the CSHB pin voltage continues to rise during a short circuit (see Figure 36).




Figure 36: OCP Timing Sequence

The IC can be set for latch-off or auto-retry mode if LLC OCP occurs. The GUI can be used to select the protection mode.

For details on the latch-off and auto-retry protection modes, see the Open-Loop Protection section.

Over-Power Protection (OPP)

Over-power protection (OPP) protects the LLC converter from excessive over-power conditions.

If V_{FBL} exceeds V_{OPP_LLC} (configurable via the GUI), an internal configurable timer turns on. This timer is reset once V_{FBL} falls below V_{OPP_LLC} . OPP is triggered if the timer counts to the end without resetting. V_{OPP_LLC} should not exceed the minimum value of V_{FBL_SOURCE} .

OPP can activate latch-off mode or auto-retry mode. This parameter is configured via the GUI.

For details on the latch-off and auto-retry protection modes, see the Open-Loop Protection section.

APPLICATION INFORMATION

Current Sensing on CSHB

Both CMP and OCP detect the current signal on CSHB, so a proper current-sense circuit should be designed on CSHB.

There are two kinds of current-sense circuits: lossless current sensing from a small capacitor parallel with the resonant capacitor, and sensing the resonant tank current directly with a series sensing resistor. Lossless current sensing is typically recommended for most applications (see Figure 37).




Figure 37: Lossless Current-Sensing Network

To design the lossless current-sensing network, follow the equations listed below.

C_S can be calculated with Equation (18):

$$C_S \leq \frac{C_R}{100} \quad (18)$$

To avoid mistriggering the capacitive detection threshold for V_{CSPR} (or V_{CSNR}) during normal light-load operation, R_S should fulfill the following conditions, estimated with Equation (19):

$$R_S > \frac{V_{CSPR}}{I_M} \times \left(1 + \frac{C_R}{C_S}\right) \quad (19)$$

Where I_M is the peak magnetizing current, calculated with Equation (20):

$$I_M = \frac{V_{BUS}}{8L_M \times f_{MAX}} \quad (20)$$

Where V_{BUS} is the LLC input voltage, L_M is the transformer winding inductance, and f_{MAX} is the maximum switching frequency.

R_S should also meet the following condition, estimated with Equation (21):

$$R_S < \frac{V_{CS_OCP}}{I_{CR_PK}} \times \left(1 + \frac{C_R}{C_S}\right) \quad (21)$$

Where I_{CR_PK} is the peak current of the resonant tank under low input voltages and full loads. I_{CR_PK} can be calculated with Equation (22):

$$I_{CR_PK} = \sqrt{\left(\frac{N \times V_O}{4L_M \times f_{SW}}\right)^2 + \left(\frac{I_O \times \pi}{2N}\right)^2} \quad (22)$$

Where N is the turn ratio of the transformer, I_O is the output current, V_O is the output voltage, f_{SW} is the switching frequency, and L_M is the magnetizing inductance.

The R1 and C1 network attenuates the switching noise on the CSHB pin.

The current-sense resistor circuit uses a current-sense resistor placed in series with the resonant tank (see Figure 38). This method is simpler with fewer external components, but it can cause suboptimal power consumption on the current-sense resistor.




Figure 38: Current Sensing with a Sense Resistor

The current-sense resistor value can be calculated with Equation (23):

$$R_S < \frac{V_{CS_OCP}}{I_{CR_PK}} \quad (23)$$

High-Side Gate Driver (HSG)

Figure 39 shows the high-side gate driver.




Figure 39: High-Side Gate Driver

An external bootstrap (BST) capacitor is required to provide energy for the high-side gate driver. An integrated bootstrap diode charges this capacitor through VREG. This diode simplifies the external driving circuit for the high side MOSFET, and allows the BST capacitor to be charged when the low side MOSFET is on.

Consider the BST capacitor charging time. To provide enough gate driver energy, a BST capacitor between 100nF and 470nF is recommended.

External Protection on the SO Pin

The HR1211 monitors the voltage on the SO pin and provides a protection function when V_{SO} exceeds V_{SO_PRO} for a configurable timer (t_{OVP_STABLE}).

The SO pin can be connected to the primary auxiliary winding by a resistor divider to sense the output voltage, which is used for over voltage protection (OVP). The SO pin voltage can be calculated with Equation (24):

$$V_{SO} = \frac{R_{SO1}}{R_{SO1} + R_{SO2}} \times \frac{N_{PAU}}{N_S} \times (V_O + V_F) \quad (24)$$

Where N_{PAU} is the turns of auxiliary winding, N_S is the turns of secondary winding. V_O is the output voltage, and V_F is forward voltage drop of output rectifier or SR. R_{SO1} and R_{SO2} is the voltage divider for sampling.

The secondary side OVP with an optocoupler is more simple and accurate. When the optocoupler turns on, the SO voltage should be high enough to trigger a protection. Calculate the SO voltage with Equation (25):

$$V_{SO} = \frac{R_{SO1}}{R_{SO1} + R_{SO2}} \times (V_{REG} - V_{OPTO}) \quad (25)$$

An external NTC can also be used on this pin for an external over-temperature protection (OTP) function. Pull the SO pin up to a constant voltage source (e.g. VREG) with an NTC resistor. The voltage on the SO pin can be calculated with Equation (26):

$$V_{SO} = \frac{R_{SO}}{R_{NTC} + R_{SO}} \times V_{REG} \quad (26)$$

Where R_{SO} is the external pull-down resistor connected from the SO pin to GND. V_{REG} is the VREG pin voltage.

Figure 40 shows how to use the SO pin for OVP or external OTP.




Figure 40: SO Application Circuit for OVP and External OTP

Protecting CSP from Negative Voltage Stress

The HR1211’s PFC current-sense resistor is in the input power loop to sense the full waveform of the PFC inductor. This means that the current from the input bridge to the output capacitor flows through the sense resistor. Generally, there is inrush current during start-up and a surge current during a surge condition. Therefore, there can be a large voltage drop on the current-sense resistor that leads to an over-voltage condition on the CSP pin.

The CSP pin’s internal ESD device is capable of clamping in the event of over-voltage stress, though only for a short time. For more details on the current limit of the CSP pin’s internal ESD device under different over-voltage conditions,

see the Absolute Max Ratings section on page X. It is recommended to connect a 500Ω resistor between the current-sense resistor and the CSP pin.

If clamping on the current-sense resistor is required, connect two diodes in series, and place them in parallel with the current-sense resistor (see Figure 41). The voltage is clamped by diodes when the current-sense resistor voltage drop exceeds the forward voltage drop of the two diodes. These two diodes should be carefully chosen so that the forward voltage drop is high enough under a small forward current and high temperatures. Do not use a Schottky diode. The over-current limit (OCL) setting voltage should not exceed the diode clamping voltage.




Figure 41: CSP Pin Protection from Overstress

PCB Layout Guidelines

For the best results, refer to Figure 42 and follow the guidelines below:

1. Use the bulk capacitor’s negative terminal as the ground for the PFC, LLC power loop, and the IC’s ground. Ensure that the ground layout overlap is as small as possible.
2. Make the IC ground trace short and wide to reduce its voltage drop.
3. Keep all the areas of the power loop and signal loop as small as possible.
4. Keep the signal traces far away from the switching point.
5. CSP and CSHB are key signals that should be treated with the highest priority.




Figure 42: Recommended PCB Layout

TYPICAL APPLICATION CIRCUITS






Figure 43: 90-265 V AC Input and 12V/34A Output Application

PACKAGE INFORMATION


SOIC-20




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW




DETAIL "A"

NOTES:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-013, VARIATION AC.
- 6) DRAWING IS NOT TO SCALE.

PACKAGE INFORMATION (continued)


TSSOP-20




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW




DETAIL "A"

NOTES:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-153, VARIATION AC.
- 6) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
HR1211GY- xxxx-Z	SOIC-20 (wide body)	1000	37	N/A	13in	24mm	12mm
HR1211GM- xxxx-Z	TSSOP-20	2500	75	N/A	13in	16mm	8mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	1/4/2021	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.